

# YMU762

## MA-3 Mobile Audio 3

---

### Outline

MA-3 is a synthesizer LSI for mobile phones that realize advanced game sounds.

This LSI has a built-in speaker amplifier, and thus, is an ideal device for outputting sounds that are used by mobile phones in addition to game sounds and ringing melodies that are replayed by a synthesizer.

The synthesizer section adopts “stereophonic hybrid synthesizer system” that are given advantages of both FM synthesizers and Wave Table synthesizers to allow simultaneous generation of up to thirty two FM voices and eight Wave Table voices.

Since FM synthesizer is able to present countless voices by specifying parameters with only several tens of bytes, memory capacity and communication band can be saved, and thus, the device exhibits the features in operating environment of mobile phones such as allowing distribution of arbitrary melodies with voices.

On the other hand, Wave Table synthesizer can pronounce the voice built in ROM and arbitrary ADPCM/PCM voices from sequencer by the download of the melody with voices etc..

MA-3 has a built-in hardware sequencer that helps to realize complex play without heavily loading the host CPU.

The device also has a built-in circuit for controlling vibrators and LEDs synchronizing with play of music.


### Features

MA-3 has features as described below.

- Simultaneous generation of up to 40 tones: FM + Wave Table stereophonic hybrid synthesizer.
- Polyphonic synthesizer specification.
- Has built-in default voices for FM and Wave Table synthesizers in the ROM, and the voices can be downloaded to RAM.
- Fundamental waveforms for FM and algorithm are improved compared with YMU759 (MA-2), and voice parameters of detune etc. are added.
- Stream replay with ADPCM / PCM (shared use of Wave Table section).
- Software interrupt mechanism for external synchronization.
- Equipped with 8 bit parallel I/F for control from CPU.
- Equipped with speaker amplifier and equalizer circuit.
- Equipped with vibration control circuit, and LED lighting control circuit.
- Has built-in PLL to support inputting of master clock up to 20 MHz.
- Contains a 16-bit stereophonic D/A converter.
- Equipped with a stereophonic output terminal for headphone.
- Supports power down mode.
- Digital power supply: 2.7V to 3.3V (Typ 3.0V)
- Analog power supply: 2.7V to 4.5V (Typ 3.6V)
- 32-pin QFN plastic package

The contents of this booklet are target specifications and they are subject to change without a prior notice. Please check the finalized specifications before actually using this LSI.

## Pin configuration




<32pin QFN Top View>

## Functions of pins

No.	Pin name	I/O	Power supply	Function
1	CLKI	Ish	IOVDD	Clock input ( 2 MHz to 20 MHz)
2	LED	O	IOVDD	External LED control (Drive Capability = 4 mA)
3	/IRQ	O	IOVDD	Interrupt output (Drive Capability = 1 mA)
4	/RST	Ish	IOVDD	Hardware reset input
5	N.C	—	—	No Connection (during regular operations)
6	PLLC	A	VDD	Connection of capacitor for built-in PLL Connect a series connection of 1000 pF capacitor and 3.3 kΩ resistor between this pin and VSS(*). (* )Directly connect VSS used here and VSS of 8 <sup>th</sup> pin.
7	VDD	—	—	Power supply (Typ +3.0V) Connect 0.1 μF and 4.7 μF capacitors between this pin and VSS.
8	VSS	—	—	Ground
9	VREF	A	VDD	Analog reference voltage Connect 0.1 μF capacitor between this pin and VSS.
10	HPOUT-L / MONO	A	VDD	Headphone output Lch (Can be used as MONO output)
11	HPOUT-R	A	VDD	Headphone output Rch
12	EQ1	A	VDD	Equalizer pin 1
13	EQ2	A	VDD	Equalizer pin 2
14	EQ3	A	VDD	Equalizer pin 3
15	SPVDD	—	—	Speaker amplifier analog power supply (Typ +3.6V) Connect 0.1 μF and 4.7 μF capacitors between this pin and SPVSS.
16	SPVSS	—	—	Speaker amplifier analog ground
17	SPOUT1	A	SPVDD	Speaker connection pin 1
18	SPOUT2	A	SPVDD	Speaker connection pin 2
19	MTR	O	IOVDD	External motor control pin (Drive Capability = 4 mA)
20	D7	I/O	IOVDD	CPU I/F data bus 7 (Drive Capability = 1 mA)
21	D6	I/O	IOVDD	CPU I/F data bus 6 (Drive Capability = 1 mA)
22	D5	I/O	IOVDD	CPU I/F data bus 5 (Drive Capability = 1 mA)
23	D4	I/O	IOVDD	CPU I/F data bus 4 (Drive Capability = 1 mA)
24	D3	I/O	IOVDD	CPU I/F data bus 3 (Drive Capability = 1 mA)
25	D2	I/O	IOVDD	CPU I/F data bus 2 (Drive Capability = 1 mA)
26	D1	I/O	IOVDD	CPU I/F data bus 1 (Drive Capability = 1 mA)
27	D0	I/O	IOVDD	CPU I/F data bus 0 (Drive Capability = 1 mA)
28	/WR	I	IOVDD	CPU I/F write enable
29	/CS	I	IOVDD	CPU I/F chip select
30	A0	I	IOVDD	CPU I/F address signal
31	/RD	I	IOVDD	CPU I/F read enable
32	IOVDD	—	—	Pin power supply (Typ +3.0V) Be sure to apply potential equivalent to 7 <sup>th</sup> pin (directly connect on the board).


A : Analog pin      Ish : Schmitt input

## Block diagram



## Outline of blocks

This section outlines functions of blocks contained in this device and flow of signals.



### CPU interface

CPU interface is an 8-bit parallel type.

- "Instantaneous write path" that enables Write command immediately (equipped with 64byte FIFO),
- "Delayed write path" that enables Write command after elapse of specified time, and
- Instantaneous read path

are available.

### Hardware sequencer and FIFO

The sequencer is a block that controls time and register access.

The structure of sequence data includes "time information data + MA-3 register control data", for which 512 byte FIFO is provided. The sequence data is written into delayed write path.

### FM+Wave Table synthesizer

This device contains a Polyphonic synthesizer that adopts FM +Wave Table stereophonic hybrid system that generates up to 40 tones.

The FM synthesizer has two operation modes; "16-Voice 4 operation mode" and "32-Voice 2 operation mode" which can be changed to each other freely (except during tone generation).

Since waveform for FM operation can be set arbitrarily, the device is able to create voices that are more complex than by conventional devices.

Wave Table synthesizers is able to generate eight voices simultaneously, and supports 8 bit PCM and 4 bit ADPCM data format. The sampling frequency is 48 kHz. Stream replaying is also available, realizing interchangeability with ADPCM replay capability of MA-2.

### Voice ROM and SRAM

This device stores voice parameters (GM 128 voices + DRUM 40 voices) for FM and waveform data for Wave Table in the ROM. SRAM is used when downloading arbitrary FM voice parameter and waveform data for Wave Table. It is also used as waveform data buffer at stream replay with PCM/ADPCM.

### DAC

Converts digital signal from a synthesizer into analog signal. The data length is 16 bit.

### IRQ and TIMER

This device supports FIFO, two hardware TIMERS, and interrupt output with software interrupt.

**Headphone output**

This device supports stereophonic analog output for the headphone. Monaural output is available.

**EQ amplifier**

The filter response and gain of the amplifier can be changed by adjusting external parts such as resistors and/or capacitors.

**Speaker amplifier**

A speaker amplifier of which maximum out is 580 mW at SPVDD=3.6V is built in this device.

A control that adjusts the output level of the amplifier is provided in the previous stage of the amplifier.

**LED and vibrator control block**

LEDs and vibrator can be controlled synchronizing with a play. Control asynchronous with play is also possible.

**Clock generating block**

This devices supports clock input ranging from 2 MHz to 20 MHz. (Stop = 0 Hz is possible at power down.)

This block increases the frequency of inputted clock with various frequency by using PLL to create clocks with fixed frequency that are needed in the device.

## Electrical Characteristics

### Absolute maximum rating

Item	Symbol	Min.	Max.	Unit
SPVDD pin, power supply voltage (Speaker amplifier section)	SPVDD	-0.3	6.0	V
VDD pin, power supply voltage	VDD	-0.3	4.2	V
IOVDD pin, power supply voltage	IOVDD	-0.3	4.2	V
SPOUT1, SPOUT2 pin, applied voltage	V <sub>INSP</sub>	-0.3	SPVDD+0.3	V
Analog input voltage	V <sub>INA</sub>	-0.3	VDD+0.3	V
Digital input voltage	V <sub>IND</sub>	-0.3	IOVDD+0.3	V
Permissible loss (*)	Pd		1197	mW
Storage temperature	T <sub>STG</sub>	-50	125	°C

Note: VSS = SPVSS = 0V

(\*) : Top= 25 °C, and glass epoxy PCB (30mm × 100mm × 1.0mm) is installed.

Operation with Top= 25 °C or higher degrees the permissible loss at the rate of 12mW per 1 °C.

### Recommended operating conditions

Item	Symbol	Min.	Typ.	Max.	Unit
SPVDD operating voltage (Speaker amplifier section)	SPVDD	2.7	3.6	4.5	V
VDD operating voltage	VDD	2.7	3.0	3.3	V
IOVDD operating voltage	IOVDD	2.7	3.0	3.3	V
Operating ambient temperature	T <sub>OP</sub>	-20	25	85	°C

Note: VSS = SPVSS = 0V

Make VDD and IOVDD into same electric potential (Connect them directly on the circuit board).

### DC characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Input voltage "H" level	V <sub>IH</sub>		0.7 × IOVDD			V
Input voltage "L" level	V <sub>IL</sub>				0.2 × IOVDD	V
Output voltage "H" level	V <sub>OH</sub>	I <sub>OH</sub> = (*)	0.8 × IOVDD			V
Output voltage "L" level	V <sub>OL</sub>	I <sub>OL</sub> = (*)			0.4	V
Schmitt width	Vsh			0.5		V
Input leakage current	IL		-10		10	μA
Input capacity	CI				10	pF

Note: T<sub>OP</sub>=-20 to 85°C, VDD, IOVDD=3.0±0.3V, Capacitor load=50 pF

(\*) : /IRQ, D0 ~ D7 are I<sub>OH</sub>=-1 mA, I<sub>OL</sub>=+1 mA

LED, MTR are I<sub>OH</sub>=-4 mA, I<sub>OL</sub>=+4 mA


## AC characteristics

/RST, CLKI


Item	Symbol	Min.	Typ.	Max.	Unit
/RST "L" pulse width	$T_{RSTW}$	100			$\mu\text{s}$
/RST (indefinite $\rightarrow$ L) setup time	$T_{RSTS}$	0			$\mu\text{s}$
CLKI frequency	$1 / T_{\text{freq}}$	0		20	MHz
CLKI rise / fall time	$T_r / T_f$			30	ns
CLKI duty factor	$T_h / T_{\text{freq}}$	30	50	70	%

Note:  $T_{\text{Op}} = -20$  to  $85^\circ\text{C}$ ,  $V_{\text{DD}}, \text{IOVDD} = 3.0 \pm 0.3\text{V}$ , Capacitor load =  $50\text{ pF}$

The input to Clock can be stopped (=0Hz) during reset period and power down state ( $\text{DP0}=1$ ).  
However, the input level is to be H or L, and input of intermediate level is prohibited.



The reset width is defined as the time from the moment  $V_{\text{DD}}$  or  $\text{IOVDD}$  has risen to 90%.  
 $\text{/RST}$  has to be settled at "L" level at the time  $V_{\text{DD}}$  or  $\text{IOVDD}$  has risen to 30%.



Measurement point  
 $V_{\text{IH}} = 0.7 * \text{IOVDD}$   
 $V_{\text{IL}} = 0.2 * \text{IOVDD}$   
 $V_{\text{OH}} = 0.8 * \text{IOVDD}$   
 $V_{\text{OL}} = 0.2 * \text{IOVDD}$



CPU interface

(Write cycle)

Item	Symbol	Min	Max.	Unit
Address setup time	$T_{ADS}$	50		ns
Address hold time	$T_{ADH}$	0		ns
Chip select setup time	$T_{CSS}$	50		ns
Chip select hold time	$T_{CSH}$	0		ns
Write pulse width	$T_{WW}$	50		ns
Data setup time	$T_{WDS}$	30		ns
Data hold time	$T_{WDH}$	0		ns


$T_{Op} = -20$  to  $85^{\circ}\text{C}$ ,  $V_{DD}, IOVDD = 3.0 \pm 0.3\text{V}$ , Capacitor load =  $50\text{ pF}$

(Read cycle)

Item	Symbol	Min	Max.	Unit
Address setup time	$T_{ADS}$	80		ns
Address hold time	$T_{ADH}$	0		ns
Chip select setup time	$T_{CSS}$	80		ns
Chip select hold time	$T_{CSH}$	0		ns
Read pulse width	$T_{RW}$	80		ns
Read data access time	$T_{ACC}$		70	ns
Data hold time	$T_{RDH}$	0	30	ns

$T_{Op} = -20$  to  $85^{\circ}\text{C}$ ,  $V_{DD}, IOVDD = 3.0 \pm 0.3\text{V}$ , Capacitor load =  $50\text{ pF}$

Write cycle




Note : Under the conditions of  $T_{CSH} \geq 0\text{ns}$ ,

$T_{ADH}$ ,  $T_{WDH}$  : Defined with respect to the point where the rise of /WR has reached  $0.7 \cdot IOVDD$ .

$T_{ADS}$ ,  $T_{WDS}$  : Defined with respect to the point where the rise of /WR has reached  $0.2 \cdot IOVDD$ .

## Read cycle



Note : Under the conditions of  $T_{CSH} \geq 0ns$ ,

- $T_{ADH}$ ,  $T_{RDH}$  : Defined with respect to the point where the rise of /RD has reached  $0.7 \cdot IOVDD$ .
- $T_{ADS}$ ,  $T_{CSS}$  : Defined with respect to the point where the rise of /RD has reached  $0.2 \cdot IOVDD$ .
- $T_{ACC}$  : Defined with respect to the point where any of /CS , /RD and A0 has changed later.
- $T_{RDH}$  : Time to the point where D0-D7 pins become high impedance.

## Power consumption

Item	Min.	Typical	Max.	Unit
Load current of VDD+ IOVDD (at regular operation)		25		mA
At SPVDD side no tone		4		mA
At SPVDD side 8ohm load 400mW output		210		mA
Power down mode (VDD + IOVDD+SPVDD) (*)		1	10	$\mu A$

Note:  $T_{Op} = -20$  to  $85^{\circ}C$ , VDD, IOVDD=3.0 $\pm$ 0.3V, SPVDD=3.6V

(\*) : Measurement condition : /CS input pin is fixed to  $V_{IH} = VDD$ .

## Analog characteristics

Conditions of  $T_{OP}=25^{\circ}\text{C}$ ,  $V_{DD}$ ,  $IOV_{DD}=3.0\text{V}$  and  $SPV_{DD}=3.6\text{V}$  apply to all items.

### SP amplifier

Item	Min.	Typical	Max.	Unit
Gain setting (fixed)		$\pm 2$		times
Min. load resistance ( $R_L$ )		8		$\Omega$
Max. output voltage amplitude ( $R_L=8\Omega$ )		6.0		V <sub>p-p</sub>
Max. output power ( $R_L=8\Omega$ , THD+N $\leq 1.0\%$ )		580		mW
THD + N ( $R_L=8\Omega$ , $f=1\text{ kHz}$ , output = 400mW)		0.025		%
Noise at no signal (A-filter: weighting filter)		-90		dBV
PSRR ( $f=1\text{ kHz}$ )		90		dB
Amplitude center potential (VSEL2, VSEL1 =0, 0)		$0.6\times V_{DD}$		V
(VSEL2, VSEL1 =0, 1)		$0.5\times V_{DD}$		V
(VSEL2, VSEL1 =1, 0)		$0.67\times V_{DD}$		V
Differential Output Voltage		10	50	mV

### EQ amplifier

Item	Min.	Typical	Max.	Unit
Gain settable range			30	dB
Max. output voltage amplitude		2.7		V <sub>p-p</sub>
THD + N ( $f=1\text{ kHz}$ )			0.05	%
Noise at no signal (A-filter)		-90		dBV
Input impedance	10			M $\Omega$
Feedback resistance between EQ2 and EQ3	20			k $\Omega$

### SP Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
THD + N ( $f=1\text{ kHz}$ )			0.05	%

### EQ Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise at no signal (A-filter)		-90		dBV
Max. output current	120			$\mu\text{A}$
Max. output voltage amplitude		1.5		V <sub>p-p</sub>
Output impedance		300	600	$\Omega$

## HP Volume

Item	Min.	Typical	Max.	Unit
Volume setting range	-30		0	dB
Volume step width		1		dB
Noise at no signal (A-filter)		-90		dBV
Max. output current	120			μA
Max. output volt. amplitude		1.5		Vp-p
Output impedance		300	600	Ω

## VREF


Item	Min.	Typical	Max.	Unit
VREF voltage		0.5×VDD		V

## DAC

Item	Min.	Typical	Max.	Unit
Resolution		16		Bit
Full scale output volt.		1.5		Vp-p
THD+N (f= 1 kHz)			0.5	%
Noise at no signal (A-filter)		-85	-80	dBV
Frequency response (f=50Hz to 20 kHz)	-3.0 (*)		+0.5	dB

(\*): Reduction of response in high frequency range caused by aperture effect

## External dimensions of package



モールドコーナー形状は、この図面と若干異なるタイプのものもあります。  
カッコ内の寸法値は参考値とする。  
モールド外形寸法はバリを含まない。  
単位 (UNIT) : mm (millimeters)

The shape of the molded corner may slightly different from the shape in this diagram.  
The figure in the parenthesis ( ) should be used as a reference.  
Plastic body dimensions do not include burr of resin.  
UNIT: mm

注) 表面実装LSIは保管条件及び、半田付けについての特別な配慮が必要です。  
詳しくはヤマハ代理店までお問い合わせ下さい。

Note: The LSIs for surface mount need special consideration on storage and soldering conditions.  
For detailed information, Please contact your nearest Yamaha agent.

## IMPORTANT NOTICE

1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to change without notice.

<div style="border-top: 1px solid black; border-bottom: 1px solid black; margin: 0 auto; width: 80%;"></div> <p style="margin: 5px 0;">Agency</p>
---

### **Address inquiries to:**

**Semiconductor Sales & Marketing Department**

- Head Office      203, Matsunokijima, Toyooka-mura,  
Iwata-gun, Shizuoka-ken, 438-0192  
Tel. +81-539-62-4918      Fax. +81-539-62-5054
- Tokyo Office      2-17-11, Takanawa, Minato-ku,  
Tokyo, 108-8568  
Tel. +81-3-5488-5431      Fax. +81-3-5488-5088
- Osaka Office      3-12-12, Minami Senba, Chuo-ku,  
Osaka City, Osaka, 542-0081  
Tel. +81-6-6252-6221      Fax. +81-6-6252-6229