

INTEGRATED CIRCUIT

TOSHIBA

TECHNICAL DATA

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT
 TC5117400 CSJ / CST - 40
 TC5117400 CSJ / CST - 50
 TC5117400 CSJ / CST - 60
 SILICON GATE CMOS

TENTATIVE DATA

4,194,304 WORD × 4 BIT FAST PAGE DYNAMIC RAM

DESCRIPTION

The TC5117400CSJ/CST is fast page dynamic RAM organized 4,194,304 words by 4 bits. The TC5117400CSJ/CST utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5117400CSJ/CST to be packaged in 26/24 pin plastic SOJ (300mil), 26/24 pin plastic TSOP (300mil). The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 4,194,304 word by 4 bit organization
- Fast access time and cycle time
- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator
- Low Power
 825mW MAX. Operating (TC5117400CSJ/CST-40)
 715mW MAX. Operating (TC5117400CSJ/CST-50)
 605mW MAX. Operating (TC5117400CSJ/CST-60)
 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, Fast Page Mode and Test Mode capability
- All inputs and outputs TTL compatible
- 2048 refresh cycles/32ms
- Package TC5117400CSJ : SOJ26-P-300C
 TC5117400CST : TSOP26-P-300D

		TC5117400CSJ/CST		
		-40	-50	-60
t_{RAC}	\overline{RAS} Access Time	40ns	50ns	60ns
t_{AA}	Column Address Access Time	20ns	25ns	30ns
t_{CAC}	\overline{CAS} Access Time	11ns	13ns	15ns
t_{RC}	Cycle Time	75ns	90ns	110ns
t_{PC}	Fast Page Mode Cycle Time	30ns	35ns	40ns

PIN CONNECTION (TOP VIEW)

Plastic SOJ						Plastic TSOP					
V_{CC}	1	26	V_{SS}	V_{CC}	1	26	V_{SS}	V_{CC}	1	26	V_{SS}
$VO1$	2	25	$VO4$	$VO1$	2	25	$VO4$	$VO1$	2	25	$VO4$
$VO2$	3	24	$VO3$	$VO2$	3	24	$VO3$	$VO2$	3	24	$VO3$
\overline{WE}	4	23	\overline{CAS}	\overline{WE}	4	23	\overline{CAS}	\overline{WE}	4	23	\overline{CAS}
\overline{RAS}	5	22	\overline{OE}	\overline{RAS}	5	22	\overline{OE}	\overline{RAS}	5	22	\overline{OE}
NC	6	21	A9	NC	6	21	A9	NC	6	21	A9
A10	8	19	A8	A10	8	19	A8	A10	8	19	A8
A0	9	18	A7	A0	9	18	A7	A0	9	18	A7
A1	10	17	A6	A1	10	17	A6	A1	10	17	A6
A2	11	16	A5	A2	11	16	A5	A2	11	16	A5
A3	12	15	A4	A3	12	15	A4	A3	12	15	A4
V_{CC}	13	14	V_{SS}	V_{CC}	13	14	V_{SS}	V_{CC}	13	14	V_{SS}

PIN NAMES

A0~A10	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
\overline{WE}	Write Enable
\overline{OE}	Output Enable
$VO1 \sim VO4$	Data Input/Output
V_{CC}	Power (+ 5V)
V_{SS}	Ground


© The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. These TOSHIBA products are intended for use in general commercial applications (office equipment, communication equipment, measuring equipment, domestic appliances, etc.) please make sure that you consult with us before you use these TOSHIBA products in equipment which requires extraordinarily high quality and/or reliability, and in equipment which may involve life threatening or critical application, including but not limited to such uses as atomic energy control, airplane or spaceship instrumentation, traffic signals, medical instrumentation, combustion control, all types of safety devices, etc. TOSHIBA cannot accept and hereby disclaims liability for any damage which may occur in case the TOSHIBA products are used in such equipment or applications without prior consultation with TOSHIBA.

TC5117400CSJ/CST-1

1996-07-15

TOSHIBA CORPORATION

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V_{IN}	$-0.5 \sim V_{CC} + 0.5$	V	1
Output Voltage	V_{OUT}	$-0.5 \sim V_{CC} + 0.5$	V	1
Power Supply Voltage	V_{CC}	$-0.5 \sim 7.0$	V	1
Operating Temperature	T_{OPR}	$0 \sim 70$	°C	1
Storage Temperature	T_{STG}	$-55 \sim 150$	°C	1
Soldering Temperature (10s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	900	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	$V_{CC} + 0.5^*$	V	2
V_{IL}	Input Low Voltage	-0.5^{**}	-	0.8	V	2

* $V_{CC} + 2.0\text{V}$ at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{CC})

** -2.0V at pulse width $\leq 20\text{ns}$ (pulse width is measured at V_{SS})

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTE
I _{CC1}	OPERATING CURRENT				
	Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)	TC5117400CSJ/CST-40	-	150	3, 4 5
		TC5117400CSJ/CST-50	-	130	
		TC5117400CSJ/CST-60	-	110	
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	-	2	mA	
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT	TC5117400CSJ/CST-40	-	150	3, 5
	Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} \text{ MIN.}$)	TC5117400CSJ/CST-50	-	130	
		TC5117400CSJ/CST-60	-	110	
I _{CC4}	FAST PAGE MODE CURRENT	TC5117400CSJ/CST-40	-	90	3, 4 5
	Average Power Supply Current, Fast Page Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} \text{ MIN.}$)	TC5117400CSJ/CST-50	-	80	
		TC5117400CSJ/CST-60	-	70	
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	-	1	mA	
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT	TC5117400CSJ/CST-40	-	150	3, 5
	Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = t_{RC} \text{ MIN.}$)	TC5117400CSJ/CST-50	-	130	
		TC5117400CSJ/CST-60	-	110	
I _I (L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq V_{CC}$, All Other Pins Not Under Test = $0V$)	-10	10	μA	
I _O (L)	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	-10	10	μA	
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4	-	V	
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)	-	0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC5117400CSJ/CST						UNIT	NOTE
		-40		-50		-60			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	75	–	90	–	110	–	ns	
t _{RMW}	Read-Modify-Write Cycle Time	107	–	126	–	150	–	ns	
t _{PC}	Fast Page Mode Cycle Time	30	–	35	–	40	–	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	62	–	71	–	80	–	ns	
t _{RAC}	Access Time from \overline{RAS}	–	40	–	50	–	60	ns	9,14,15
t _{CAC}	Access Time from \overline{CAS}	–	11	–	13	–	15	ns	9,14
t _{AA}	Access Time from Column Address	–	20	–	25	–	30	ns	9,15
t _{CPA}	Access Time from \overline{CAS} Precharge	–	25	–	30	–	35	ns	9
t _{CLZ}	\overline{CAS} to output in Low-Z	0	–	0	–	0	–	ns	
t _{OFF}	Output Buffer Turn-off Delay	0	11	0	13	0	15	ns	10
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
t _{RP}	\overline{RAS} Precharge Time	25	–	30	–	40	–	ns	
t _{RAS}	\overline{RAS} Pulse Width	40	10,000	50	10,000	60	10,000	ns	
t _{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	40	200,000	50	200,000	60	200,000	ns	
t _{RSH}	\overline{RAS} Hold Time	6	–	8	–	10	–	ns	
t _{RHCP}	\overline{RAS} Hold Time From \overline{CAS} Precharge (Fast Page Mode)	25	–	30	–	35	–	ns	
t _{CSH}	\overline{CAS} Hold Time	40	–	50	–	60	–	ns	
t _{CAS}	\overline{CAS} Pulse Width	11	10,000	13	10,000	15	10,000	ns	
t _{RCD}	\overline{RAS} to \overline{CAS} Delay Time	16	29	18	37	20	45	ns	14
t _{RAD}	\overline{RAS} to Column Address Delay Time	11	20	13	25	15	30	ns	15
t _{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	–	5	–	5	–	ns	
t _{CP}	\overline{CAS} Precharge Time	10	–	10	–	10	–	ns	
t _{ASR}	Row Address Set-Up Time	0	–	0	–	0	–	ns	
t _{RAH}	Row Address Hold Time	6	–	8	–	10	–	ns	
t _{ASC}	Column Address Set-Up Time	0	–	0	–	0	–	ns	
t _{CAH}	Column Address Hold Time	6	–	8	–	10	–	ns	
t _{RAL}	Column Address to \overline{RAS} Lead Time	20	–	25	–	30	–	ns	
t _{RCS}	Read Command Set-Up Time	0	–	0	–	0	–	ns	
t _{RCH}	Read Command Hold Time	0	–	0	–	0	–	ns	11
t _{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	–	0	–	0	–	ns	11

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Continued)

SYMBOL	PARAMETER	TC5117400CSJ/CST						UNIT	NOTE
		-40		-50		-60			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{WCH}	Write Command Hold Time	6	–	8	–	10	–	ns	
t _{WP}	Write Command Pulse Width	6	–	8	–	10	–	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	6	–	8	–	10	–	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	6	–	8	–	10	–	ns	
t _{DS}	Data Set-Up Time	0	–	0	–	0	–	ns	12
t _{DH}	Data Hold Time	6	–	8	–	10	–	ns	12
t _{REF}	Refresh Period	–	32	–	32	–	32	ms	
t _{WCS}	Write Command Set-Up Time	0	–	0	–	0	–	ns	13
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	32	–	36	–	40	–	ns	13
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	61	–	73	–	85	–	ns	13
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	41	–	48	–	55	–	ns	13
t _{CPWD}	$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	46	–	53	–	60	–	ns	13
t _{CSR}	$\overline{\text{CAS}}$ Set-Up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	–	5	–	5	–	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	6	–	8	–	10	–	ns	
t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	5	–	5	–	5	–	ns	
t _{CPT}	$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle)	20	–	20	–	20	–	ns	
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	6	–	8	–	10	–	ns	
t _{OEA}	$\overline{\text{OE}}$ Access Time	–	11	–	13	–	15	ns	
t _{OED}	$\overline{\text{OE}}$ to Data Delay	11	–	13	–	15	–	ns	
t _{OLZ}	$\overline{\text{OE}}$ to output in Low-Z	0	–	0	–	0	–	ns	
t _{OEZ}	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	11	0	13	0	15	ns	10
t _{OEH}	$\overline{\text{OE}}$ Command Hold Time	6	–	8	–	10	–	ns	
t _{ODS}	Output Disable Set-up Time	0	–	0	–	0	–	ns	
t _{WTS}	Write Command Set-Up Time (Test Mode In)	5	–	5	–	5	–	ns	
t _{WTH}	Write Command Hold Time (Test Mode In)	6	–	8	–	10	–	ns	
t _{WRP}	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	–	5	–	5	–	ns	
t _{WRH}	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	6	–	8	–	10	–	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

SYMBOL	PARAMETER	TC5117400CSJ/CST						UNIT	NOTE
		-40		-50		-60			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	80	—	95	—	115	—	ns	
t _{PC}	Fast Page Mode Cycle Time	35	—	40	—	45	—	ns	
t _{RAC}	Access Time from \overline{RAS}	—	45	—	55	—	65	ns	9,14,15
t _{CAC}	Access Time from \overline{CAS}	—	16	—	18	—	20	ns	9,14
t _{AA}	Access Time from Column Address	—	25	—	30	—	35	ns	9,15
t _{CPA}	Access Time from \overline{CAS} Precharge	—	30	—	35	—	40	ns	9
t _{RAS}	\overline{RAS} Pulse Width	45	10,000	55	10,000	65	10,000	ns	
t _{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	45	200,000	55	200,000	65	200,000	ns	
t _{RSH}	\overline{RAS} Hold Time	11	—	13	—	15	—	ns	
t _{CSH}	\overline{CAS} Hold Time	45	—	55	—	65	—	ns	
t _{RHCP}	\overline{CAS} Precharge to \overline{RAS} Hold Time	30	—	35	—	40	—	ns	
t _{CAS}	\overline{CAS} Pulse Width	16	10,000	18	10,000	20	10,000	ns	
t _{RAI}	Column Address to \overline{RAS} Lead Time	25	—	30	—	35	—	ns	

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, $f = 1MHz$, $T_a = 0 \sim 70^\circ C$)


SYMBOL	PARAMETER	MIN.	MAX.	N
C _{I1}	Input Capacitance (A0~A10)	—	5	pF
C _{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE})	—	7	pF
C _O	Input/Output Capacitance (I/O1~I/O4)	—	7	pF

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Address can be changed once or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a fast page mode cycle (t_{PC}).
6. An initial pause of $200\mu s$ is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_T=5ns$.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in Read-Modify-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min.)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\min.)$, $t_{CWD} \geq t_{CWD}(\min.)$, $t_{AWD} \geq t_{AWD}(\min.)$ and $t_{CPWD} \geq t_{CPWD}(\min.)$ (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\max.)$ limit insures that $t_{RAC}(\max.)$ can be met. $t_{RCD}(\max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\max.)$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD}(\max.)$ limit insures that $t_{RAC}(\max.)$ can be met. $t_{RAD}(\max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\max.)$ limit, then access time is controlled by t_{AA} .


TIMING DIAGRAMS

READ CYCLE



Note : $D_{IN} = \text{Hi-Z}$


WRITE CYCLE (EARLY WRITE)



Note : $D_{OUT} = Hi-Z$

□ : "H" or "L"


WRITE CYCLE (OE CONTROLLED WRITE)





■ : "H" or "L"

Note : D_{OUT} = Hi-Z


READ-MODIFY-WRITE CYCLE



[illegible]

 : "H" or "L"
 : Invalid Data

FAST APGE MODE WRITE CYCLE (EARLY WRITE)





Note : $D_{OUT} = Hi-Z$

■ : "H" or "L"


The diagram illustrates the timing relationships for a 2D array memory device. It shows the signals RAS, CAS, A0-A10, WRITE, OE, and I/O (I/O1 ~ I/O4) and their timing parameters relative to the memory array (COL1, COL2, COLN, ROW).

Signals and Timing Parameters:

- RAS:** t_{RASP} (total RAS pulse width), t_{CSH} (RAS to CAS setup), t_{RCD} (RAS to CAS delay), t_{CP} (RAS to CAS delay), t_{CRP} (RAS to CAS delay), t_{RSH} (RAS to CAS delay), t_{CAH} (RAS to CAS delay), t_{RAH} (RAS to CAS delay), t_{ASR} (RAS to CAS delay), t_{ASC} (RAS to CAS delay).
- CAS:** t_{CAS} (CAS to CAS delay), t_{CAH} (CAS to CAS delay), t_{RAH} (CAS to CAS delay), t_{ASR} (CAS to CAS delay), t_{ASC} (CAS to CAS delay).
- A0-A10:** t_{RCS} (RAS to CAS delay), t_{AWD} (RAS to CAS delay), t_{AA} (RAS to CAS delay), t_{OEA} (RAS to CAS delay), t_{AC} (RAS to CAS delay), t_{CAC} (RAS to CAS delay), t_{OEZ} (RAS to CAS delay), t_{OLZ} (RAS to CAS delay), t_{CLZ} (RAS to CAS delay), t_{OED} (RAS to CAS delay), t_{DS} (RAS to CAS delay), t_{DH} (RAS to CAS delay), t_{DIN} (RAS to CAS delay), t_{DOUT} (RAS to CAS delay).
- WRITE:** t_{RCS} (RAS to CAS delay), t_{AWD} (RAS to CAS delay), t_{AA} (RAS to CAS delay), t_{OEA} (RAS to CAS delay), t_{AC} (RAS to CAS delay), t_{CAC} (RAS to CAS delay), t_{OEZ} (RAS to CAS delay), t_{OLZ} (RAS to CAS delay), t_{CLZ} (RAS to CAS delay), t_{OED} (RAS to CAS delay), t_{DS} (RAS to CAS delay), t_{DH} (RAS to CAS delay), t_{DIN} (RAS to CAS delay), t_{DOUT} (RAS to CAS delay).
- OE:** t_{RCS} (RAS to CAS delay), t_{AWD} (RAS to CAS delay), t_{AA} (RAS to CAS delay), t_{OEA} (RAS to CAS delay), t_{AC} (RAS to CAS delay), t_{CAC} (RAS to CAS delay), t_{OEZ} (RAS to CAS delay), t_{OLZ} (RAS to CAS delay), t_{CLZ} (RAS to CAS delay), t_{OED} (RAS to CAS delay), t_{DS} (RAS to CAS delay), t_{DH} (RAS to CAS delay), t_{DIN} (RAS to CAS delay), t_{DOUT} (RAS to CAS delay).
- I/O:** t_{RCS} (RAS to CAS delay), t_{AWD} (RAS to CAS delay), t_{AA} (RAS to CAS delay), t_{OEA} (RAS to CAS delay), t_{AC} (RAS to CAS delay), t_{CAC} (RAS to CAS delay), t_{OEZ} (RAS to CAS delay), t_{OLZ} (RAS to CAS delay), t_{CLZ} (RAS to CAS delay), t_{OED} (RAS to CAS delay), t_{DS} (RAS to CAS delay), t_{DH} (RAS to CAS delay), t_{DIN} (RAS to CAS delay), t_{DOUT} (RAS to CAS delay).

 : "H" or "L"
 : Invalid Data


RAS ONLY REFRESH CYCLE



Note: D_{IN} , \overline{WE} , \overline{OE} = "H" or "L"

▨ : "H" or "L"


CAS BEFORE RAS REFRESH CYCLE



Note: D_{IN} , \overline{OE} , A0~A10 = "H" or "L"

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (READ)



Note: $D_{IN} = \text{Hi-Z}$

▨ : "H" or "L"
 ▩ : Invalid Data

HIDDEN REFRESH CYCLE (WRITE)



Note: DOUT = Hi-Z

□ : "H" or "L"

The diagram illustrates the timing for three types of memory operations: Read Cycle, Write Cycle, and Read-Modify-Write. The signals shown are:

- RAS** (Row Address Strobe): V_{IH} , V_{IL} , t_{RAS} , t_{RSP}
- CAS** (Column Address Strobe): V_{IH} , V_{IL} , t_{CSR} , t_{CHR} , t_{CPT} , t_{RSH} , t_{CAS}
- A0~A10** (Address): V_{IH} , V_{IL} , t_{ASC} , t_{CAH} , t_{RAL} , t_{AA} , t_{RRH} , t_{RCH}
- WE** (Write Enable): V_{IH} , V_{IL} , t_{WRP} , t_{WRH} , t_{RCS} , t_{CAC} , t_{ROH}
- OE** (Output Enable): V_{IH} , V_{IL} , t_{OEA} , t_{CLZ} , t_{CLZ} , t_{OEZ} , t_{OFF}
- I/O1 ~I/O4** (Data Bus): V_{OH} , V_{OL} , V_{IL} , t_{WCS} , t_{RWL} , t_{CWL} , t_{WCH}

Read Cycle: Shows the sequence of RAS, CAS, and WE signals. The data bus (I/O1 ~I/O4) is in Hi-Z state during the read cycle. The data is valid during the t_{RCS} to t_{RCH} period.


Write Cycle: Shows the sequence of RAS, CAS, and WE signals. The data bus (I/O1 ~I/O4) is driven by the processor during the write cycle. The data is valid during the t_{WCS} to t_{WCH} period.

Read-Modify-Write: A complex operation involving a read, a write, and another read. It shows the sequence of RAS, CAS, and WE signals. The data bus (I/O1 ~I/O4) is driven by the processor during the write cycle. The data is valid during the t_{RCS} to t_{RCH} period.

Legend:


- \square (Hatched): "H" or "L"
- \square (Cross-hatched): Invalid Data

WE, CAS BEFORE RAS REFRESH CYCLE



Note: D_{IN} , \overline{OE} , A0~A10: "H" or "L"


READ CYCLE IN THE TEST MODE



Note : $\overline{OE} = "L"$, $D_{IN} = \text{Hi-Z}$

▨ : "H" or "L"
 ▩ : Invalid Data


WRITE CYCLE (EARLY WRITE) IN THE TEST MODE



Note : I/O2~I/O4 = "H" or "L" , D_{OUT} = Hi-Z

▨ : "H" or "L"


FAST PAGE MODE IN THE TEST MODE



Note : \overline{OE} = "L", D_{IN} = Hi-Z

\square : "H" or "L"
 \square : Invalid Data

[illegible]

: "H" or "L"

TEST MODE

The TC5117400CSJ/CST is the RAM organized 4,194,304 words by 4 bits, it is internally organized 1,048,576 words by 16 bits. In "Test Mode", data are written into 16 sectors in parallel by using only I/O1. A1c, A0c are not used. If, upon reading, 16 bits are equal (all "1"s or "0"s), the I/O4 pin indicates a "1". If they were not equal, the I/O4 pin would indicate a "0". I/O1, I/O2 and I/O3 always indicate a "1" during test mode read cycle. Fig.1 shows the block diagram of TC5117400CSJ/CST. In "Test Mode", the 4M×4 DRAM can be tested as if it were a 1M×16 DRAM.

" \overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle" puts the device into "Test Mode". And " \overline{CAS} Before \overline{RAS} Refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " \overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle" Performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/4 in case of N test pattern).

BLOCK DIAGRAM IN TEH TEST MODE






Fig. 1

TC5117400 CSJ / CST - 40
TC5117400 CSJ / CST - 50
TC5117400 CSJ / CST - 60

Unit in mm



TC5117400CSJ/CST-26
1996-07-15
TOSHIBA CORPORATION

INTEGRATED CIRCUIT
TOSHIBA
 TECHNICAL DATA

TC5117400 CSJ / CST - 40
 TC5117400 CSJ / CST - 50
 TC5117400 CSJ / CST - 60

OUTLINE DRAWINGS (TSOP26 - P - 300D)

Unit in mm

