



## UM61L3232A Series

### 32K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

PRELIMINARY

#### Features

- Fast access times: 5/6/7/8 ns
- Single +3.3V+10% or +3.3V-5% power supply
- Synchronous burst function
- Individual Byte Write control and Global Write
- Registered output for pipelined applications
- Three separate chip enables allow wide range of options for CE control, address pipelining
- Flow-through function
- Selectable BURST mode
- SLEEP mode (ZZ pin) provided
- Available in 100-pin QFP and TQFP packages
- Data pass-through function

#### General Description

The UM61L3232A is a high-speed, low-power SRAM. It contains 1,048,576 bits of bit synchronous memory, organized as 32,768 words by 32 bits. It is built using UMC's high performance CMOS process.


The UM61L3232A combines advanced synchronous peripheral circuitry, 2-bit burst control, input registers, output registers and a 32K X 32 SRAM code to provide a wide range of data RAM applications.



The positive edge triggered single clock input (CLK) controls all synchronous inputs passing through the registers. Synchronous inputs include all addresses (A0 - A14), all data inputs (I/O<sub>1</sub> - I/O<sub>32</sub>), active LOW chip enable (CE), two additional chip enables (CE2, CE2), burst control inputs (ADSC, ADSP, ADV), byte write enables (BWE, BW1, BW2, BW3, BW4) and global write (GW). Asynchronous inputs include output enable

(OE), clock (CLK), BURST mode (MODE) and SLEEP mode (ZZ).

Burst operations can be initiated with either the address status processor (ADSP) or address status controller (ADSC) input pin. Subsequent burst sequence burst addresses can be internally generated by the UM61L3232A and controlled by the burst advance (ADV) pin. Write cycles are internally self-timed and synchronous with the rising edge of the clock (CLK). This feature simplifies the write interface. Individual byte enables allow individual bytes to be written. BW1 controls I/O<sub>1</sub> - I/O<sub>8</sub>, BW2 controls I/O<sub>9</sub> - I/O<sub>16</sub>, BW3 controls I/O<sub>17</sub> - I/O<sub>24</sub>, and BW4 controls I/O<sub>25</sub> - I/O<sub>32</sub>, all on the condition that BWE is LOW. GW LOW causes all bytes to be written.

Synchronous  
SRAM

**Pin Configuration**


SABOTAGE  
SR 111

**Pin Description**

Pin No.	Symbol	Description
32 - 37, 44 - 48, 81, 82, 99, 100	A0 - A14	Address Input
89	CLK	Clock
87, 93 - 96	$\overline{BWE}$ , $\overline{BW1}$ - $\overline{BW4}$	Byte Write Enable
88	$\overline{GW}$	Global Write
86	$\overline{OE}$	Output Enable
92, 97, 98	$\overline{CE2}$ , $\overline{CE2}$ , $\overline{CE}$	Chip Enable
83	$\overline{ADV}$	Burst Address Advance
84	$\overline{ADSP}$	Processor Address Status
85	$\overline{ADSC}$	Controller Address Status
31	MODE	Burst Mode: HIGH or NC (Interleaved burst) LOW (Linear burst)
14	$\overline{FT}$	Flow Through: HIGH or NC (Pipeline) LOW (Nonpipeline)
64	ZZ	Asynchronous Power Down (Snooze): HIGH (Sleep) LOW or NC (Wake up)
2, 3, 6 - 9, 12, 13, 18, 19, 22 - 25, 28, 29, 52, 53, 56 - 59, 62, 63, 68, 69, 72 - 75, 78, 79	I/O <sub>1</sub> - I/O <sub>32</sub>	Data Input/Output
1, 16, 30, 38, 39, 42, 43, 49 - 51, 66, 80	NC	No Connection
15, 41, 65, 91	VCC	Power Supply
17, 40, 67, 90	GND	Ground
4, 11, 20, 27, 54, 61, 70, 77	VCCQ	Isolated Output Buffer Supply
5, 10, 21, 26, 55, 60, 71, 76	GNDQ	Isolated Output Buffer Ground

\* NC: No Connection



Synchronous Truth Table (See Notes 1 Through 5)

Operation	Address Used	CE	CE2	CE2	ADSP	ADSC	ADV	WRITE	OE	CLK	I/O Operation
Deselected Cycle, Power-down	NONE	H	X	X	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	H	X	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	X	L	H	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	NONE	L	H	X	H	L	X	X	X	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	H	L	X	X	X	L	L-H	Dout
READ Cycle, Begin Burst	External	L	L	H	L	X	X	X	H	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	H	H	L	X	L	X	L-H	Din
READ Cycle, Begin Burst	External	L	L	H	H	L	X	H	L	L-H	Dout
READ Cycle, Begin Burst	External	L	L	H	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L-H	Dout
READ Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L-H	Dout
READ Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	L-H	Din
WRITE Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	L-H	Din
READ Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L-H	Dout
READ Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L-H	Dout
READ Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	L-H	Din
WRITE Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	L-H	Din

Synchronous  
SRAM

- Notes:
1. X = "Disregard", H = Logic High, L = Logic Low.
  2.  $\overline{\text{WRITE}} = \text{L}$  means:
    - 1) Any  $\overline{\text{BWx}}$  ( $\overline{\text{BW1}}$ ,  $\overline{\text{BW2}}$ ,  $\overline{\text{BW3}}$ , or  $\overline{\text{BW4}}$ ) and  $\overline{\text{BWE}}$  are low or
    - 2)  $\overline{\text{GW}}$  is low.
  3. All inputs except  $\overline{\text{OE}}$  must be synchronized with setup and hold times around the rising edge (L-H) of CLK.
  4. For Write cycles that follow Read cycles,  $\overline{\text{OE}}$  must be HIGH before the input data request setup time and held HIGH throughout the input data hold time.
  5.  $\overline{\text{ADSP}} = \text{LOW}$  always initiates an internal Read at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and  $\overline{\text{BWE}} = \text{LOW}$  or  $\overline{\text{GW}} = \text{LOW}$  for the subsequent L-H edge of CLK. Refer to the Write timing diagram for clarification.

**Asynchronous Truth Table**

Operation	$\overline{\text{ZZ}}$	$\overline{\text{OE}}$	$\overline{\text{FT}}$	I/O Status
Non-pipelined READ	L	L	L	Dout
Non-pipelined READ	L	H	L	High-Z
Pipelined READ	L	L	H	Dout
Pipelined READ	L	H	H	High-Z
Write	L	L	X	High-Z
Write	L	H	X	Din
Deselect	L	X	X	High-Z
Sleep	H	X	X	High-Z

**Write Truth Table**

Operation	$\overline{\text{GW}}$	$\overline{\text{BWE}}$	$\overline{\text{BW1}}$	$\overline{\text{BW2}}$	$\overline{\text{BW3}}$	$\overline{\text{BW4}}$
READ	H	H	X	X	X	X
READ	H	L	H	H	H	H
WRITE Byte 1	H	L	L	H	H	H
WRITE all bytes	H	L	L	L	L	L
WRITE all bytes	L	X	X	X	X	X



Linear Burst Address Table (MODE = LOW)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X10	X ... X11	X ... X00
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X00	X ... X01	X ... X10

Interleaved Burst Address Table (MODE = HIGH or NC)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X ... X00	X ... X01	X ... X10	X ... X11
X ... X01	X ... X00	X ... X11	X ... X10
X ... X10	X ... X11	X ... X00	X ... X01
X ... X11	X ... X10	X ... X01	X ... X00

**Absolute Maximum Ratings\***

Power Supply Voltage (VCC) ..... -0.5V to +4.6V  
Voltage Relative to GND for any Pin Except VCC (Vin, Vout)  
..... 0.5V  
Power Dissipation (Pd) ..... 1.0W  
Operating Temperature (Topr) ..... 0°C to 70°C  
Storage Temperature (Tbias) ..... -10°C to 85°C  
Storage Temperature (Tstg) ..... -55°C to 125°C

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended DC Operating Conditions** (0°C ≤ TA ≤ 70°C, VCC = 3.3V±10% or 3.3V-5%, unless otherwise noted)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
VCC	Supply Voltage (Operating Voltage Range)	3.1	3.3	3.6	V	
GND	Supply Voltage to GND	0.0	-	0.0	V	
VIH	Input High Voltage	2.0	-	5.5	V	1, 2
VIL	Input Low Voltage	-0.3	-	0.8	V	1, 2

**DC Electrical Characteristics** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 10\%$  or  $3.3\text{V} \pm 5\%$ , unless otherwise noted)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions	Notes
$ I_{LI} $	Input Leakage Current	-	$\pm 2.0$	$\mu\text{A}$	All inputs $V_{IN} = \text{GND to } V_{CC}$	
$ I_{LO} $	Output Leakage Current	-	$\pm 2.0$	$\mu\text{A}$	$\overline{\text{OE}} = V_{IH}$ , $V_{out} = \text{GND to } V_{CC}$	
$I_{CC1}$	Supply Current	-	300	mA	Device selected; $V_{CC} = \text{max.}$ $I_{out} = 0\text{mA}$ , all inputs = $V_{IH}$ or $V_{IL}$ Cycle time = $t_{kc}$ min.	3, 11
$I_{SB1}$	Standby Current	-	25	mA	Device deselected; $V_{CC} = \text{max.}$ All inputs are fixed. All inputs $\geq V_{CC} - 0.2\text{V}$ or $\leq \text{GND} + 0.2\text{V}$ Cycle time = $t_{kc}$ min.	11
$I_{SB2}$		-	5	mA	$ZZ \geq V_{CC} - 0.2\text{V}$	
$V_{OL}$	Output Low Voltage	-	0.4	V	$I_{OL} = 8\text{ mA}$	
$V_{OH}$	Output High Voltage	2.4	-	V	$I_{OH} = -4\text{ mA}$	

**Capacitance**

Symbol	Parameter	Typ.	Max.	Unit	Conditions
$C_{IN}$	Input Capacitance	3	4	pF	$T_A = 25^{\circ}\text{C}$ ; $f = 1\text{ MHz}$  $V_{CC} = 3.3\text{V}$
$C_{I/O}$	Input/Output Capacitance	6	7	pF	

\* These parameters are sampled and not 100% tested.




**AC Characteristics** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 10\%$  or  $3.3\text{V} \pm 5\%$ )

Symbol	Parameter	-5		-6		-7		-8		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>kc</sub>	Clock Cycle time	10	-	12	-	15	-	20	-	ns	
t <sub>kH</sub>	Clock High time	4	-	4.5	-	5	-	6	-	ns	
t <sub>kL</sub>	Clock Low time	4	-	4.5	-	5	-	6	-	ns	
t <sub>kQ</sub>	Clock to output valid	-	5	-	6	-	7	-	8	ns	
t <sub>kQX</sub>	Clock to output invalid	2	-	2	-	2	-	2	-	ns	
t <sub>kQLZ</sub>	Clock to output in Low-Z	4	-	5	-	5	-	5	-	ns	5, 6
t <sub>kQHZ</sub>	Clock to output in High-Z	-	5	-	5	-	6	-	6	ns	5, 6
t <sub>OEQ</sub>	$\overline{\text{OE}}$ to output valid	-	5	-	5	-	5	-	6	ns	8
t <sub>OELZ</sub>	$\overline{\text{OE}}$ to output in Low-Z	0	-	0	-	0	-	0	-	ns	5, 6
t <sub>OEHZ</sub>	$\overline{\text{OE}}$ to output in High-Z	-	4	-	5	-	6	-	6	ns	5, 6
<b>Setup Times:</b>											
t <sub>AS</sub>	Address	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9
t <sub>ADSS</sub>	Address Status (ADSC, ADSP)	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9
t <sub>ADVS</sub>	Address Advance (ADV)	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9
t <sub>WS</sub>	Write Signals (BW1, BW2, BW3, BW4, BWE, GW)	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9
t <sub>DS</sub>	Data-in	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9
t <sub>CES</sub>	Chip Enable (CE, CE2, CE2)	2.5	-	2.5	-	2.5	-	3	-	ns	7, 9

**AC Characteristics (continued)**

Symbol	Parameter	-5		-6		-7		-8		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Hold Times:											
tAH	Address	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tADVH	Address Status (ADSC, ADSP)	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tAAH	Address Advance (ADV)	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tWH	Write Signal (BW1, BW2, BW3, BW4, BWE, GW)	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tDH	Data-in	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9
tCEH	Chip Enable (CE, CE2, CE2)	0.5	-	0.5	-	0.5	-	0.5	-	ns	7, 9


## Timing Waveforms



## Read Timing

### Notes:

- \*1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the internal burst address immediately following A2.
- \*2. Timing for  $\overline{CE2}$  and CE2 is identical to that for  $\overline{CE}$ . As shown in this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.
- \*3. Timing shown assumes that the device was not enabled before entering this sequence.  $\overline{OE}$  does not cause Q to be driven until after the rising edge of the following clock.



The timing diagram illustrates the relationship between several signals during different memory access modes. The signals shown are CLK, AOSP, ADSC, ADDRESS, BWE\_B41-BW4 (NOTE #5), BW, CE (NOTE #2), ADV, OE (NOTE #3), DIN, and DOUT. The diagram is divided into four main sections: BURST READ, Single WRITE, BURST WRITE, and Extended BURST WRITE. Key timing parameters are labeled, including  $t_{KH}$ ,  $t_{KL}$ ,  $t_{ADSS}$ ,  $t_{ADSH}$ ,  $t_{AS}$ ,  $t_{AH}$ ,  $t_{BS}$ ,  $t_{BH}$ ,  $t_{CES}$ ,  $t_{CEH}$ ,  $t_{ADVS}$ ,  $t_{ADVH}$ ,  $t_{DS}$ ,  $t_{DH}$ ,  $t_{OE}$ , and  $t_{OE}$ . Annotations include 'ADSC extends burst tADSS', 'ADV suspends burst', and 'DIN High-Z'.


Notes: \*1. D(A2) refers to output from address A2. D(A2+1) refers to output from the internal burst address immediately following A2.

\*2. Timing for  $\overline{CE2}$  and CE2 is identical to that for  $\overline{CE}$ . As shown in the above diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH, CE2 is HIGH and CE2 is LOW.

\*3.  $\overline{OE}$  must be HIGH before the input data setup, and held HIGH throughout the data hold period. This prevents input/output data contention for the period prior to the time Byte Write enable inputs are sampled.

\*4.  $\overline{ADV}$  must be HIGH to permit a Write to the loaded address.


\*5. Byte Write enables are decided by means of a Write truth table.

**Timing Waveforms (continued)**

**Read/Write Timing**
**Notes:**


- \*1. Q(A4) refers to output from address A4. Q(A4+1) refers to output from the internal burst address immediately following A4.
- \*2. Timing for  $\overline{CE2}$  and CE2 is identical to that for  $\overline{CE}$ . As shown in this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.
- \*3. Byte Write enables are decided by means of a Write truth table.
- \*4. Pass-through occurs when data is first written, then Read in sequence.

### AC Test Conditions

Input pulse levels	GND to 3.0V
Input rise and fall times	1.5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2



**Fig. 1. Output Load Equivalent**



**Fig. 2. Output Load Equivalent**

#### Notes:

- All voltages refer to GND.
- Overshoot:  $V_{IH} \leq +6.0V$  for  $t \leq t_{kc}/2$ .  
Undershoot:  $V_{IH} \geq -2.0V$  for  $t \leq t_{kc}/2$ .  
Power-up:  $V_{IH} \leq +6.0V$  and  $V_{CC} \leq 3.1V$  for  $t \leq 200ms$
- Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- Test conditions assume the output loading shown in Fig. 1, unless otherwise specified.
- For output loading,  $C_L = 5pF$ , as shown in Fig. 2. Transition is measured  $\pm 200mV$  from steady state voltage.
- At any given temperature and voltage condition,  $t_{KQHZ}$  is less than  $t_{KOLZ}$  and  $t_{OEZH}$  is less than  $t_{OELZ}$ .
- A Write cycle is defined by at least one byte write enable LOW and  $\overline{ADSP}$  HIGH for the required setup and hold times. A Read cycle is defined by all byte write enables HIGH and ( $\overline{ADSC}$  or  $\overline{ADV}$  LOW) or  $\overline{ADSP}$  LOW for the required setup and hold times.
- $\overline{OE}$  has no effect when a byte write enable is sampled LOW.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW and the chip is enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW to remain enabled.
- The load used for  $V_{OH}$ ,  $V_{OL}$  testing is shown in Fig.2. AC load current is higher than the given DC values. AC I/O curves are available upon request.
- "Device Deselected" means device is in POWER-DOWN mode, as defined in the truth table. "Device Selected" means device is active (not in POWER-DOWN mode).
- MODE pin and FT pin have an internal pulled-up, and ZZ pin has an internal pulled-down. All of them exhibit an input leakage current of  $\pm 10\mu A$ .
- Snooze(ZZ) input is recommended that users plan for four clock cycles to go into SLEEP mode and four clocks to emerge from SLEEP mode to ensure no data is lost.

**Ordering Information**

Part No.	Access Times (ns)	Package
UM61L3232AF-5	5	100L(F.P.3.2) QFP
UM61L3232AE-5	5	100L TQFP
UM61L3232AF-6	6	100L(F.P.3.2) QFP
UM61L3232AE-6	6	100L TQFP
UM61L3232AF-7	7	100L(F.P.3.2) QFP
UM61L3232AE-7	7	100L TQFP
UM61L3232AF-8	8	100L(F.P.3.2) QFP
UM61L3232AE-8	8	100L TQFP

