

The following grounds should be routed back to their respective regulators and then tied directly to the ground plane with one via: GND_PVSS, GND_MPVSS, GND_TPVS, and GND_A2VSSN. The other ground pins (GND_AVSSN, GND_A2VSSQ, GND_RSET, GND_R2SET) should be tied to the ground plane directly through one via as close to the pins as possible without connecting to anything else. If space is an issue it is possible to use one via for two adjacent pins.

Use 47uF Tant. 16V 20% D size (PIN 4230047600),
800mR Max. ESR and Max. ripple 430mA @ 100kHz
or
100uF, Alum. 6.3V 20% 6.3mm dia (PIN 4261010700),
440mR Max. ESR and Max. ripple 230mA @ 100kHz
or
47uF, Alum. 6.3V 20% 5mm dia (PIN 4262047600),
760mR Max. ESR and Max. ripple 150mA @ 100kHz

+12V_BUS
C10
DNI/10uF_20V
C10 place at the AGP connector

+VDDQ_BUS
C2
100uF_6.3V
Biggest footprint

+5V_BUS
C5
DNI/47uF_6.3V
C5 place at the AGP connector

+3.3V_BUS
C8
DNI/47uF_6.3V
C8 place at the AGP connector

AGP_SBA[7..0] << AGP_SBA[7..0] 2
AGP_ST[2..0] << AGP_ST[2..0] 2
AGP_C/BE#[3..0] << AGP_C/BE#[3..0] 2
AGP_AD[31..0] << AGP_AD[31..0] 2

AGP_AGP/PCICLK 2
AGP_REQ# 2
AGP_RBF# 2
AGP_DBI_LO 2

AGP_SBA[0] << AGP_SBA[0] 2
AGP_SBA[2] << AGP_SBA[2] 2
AGP_SBA[4] << AGP_SBA[4] 2
AGP_SBA[6] << AGP_SBA[6] 2

AGP_AD[31] << AGP_AD[31] 2
AGP_AD[29] << AGP_AD[29] 2
AGP_AD[27] << AGP_AD[27] 2
AGP_AD[25] << AGP_AD[25] 2

AGP_AD[23] << AGP_AD[23] 2
AGP_AD[21] << AGP_AD[21] 2
AGP_AD[19] << AGP_AD[19] 2
AGP_AD[17] << AGP_AD[17] 2
AGP_C/BE[2] << AGP_C/BE[2] 2

AGP_IRDY# 2
AGP_DEVSEL# 2

AGP_C/BE#1 << AGP_C/BE#1 2
AGP_AD[14] << AGP_AD[14] 2
AGP_AD[12] << AGP_AD[12] 2
AGP_AD[10] << AGP_AD[10] 2
AGP_AD[8] << AGP_AD[8] 2
AGP_AD[7] << AGP_AD[7] 2
AGP_AD[5] << AGP_AD[5] 2
AGP_AD[3] << AGP_AD[3] 2
AGP_AD[1] << AGP_AD[1] 2
AGP_AGPREF << AGP_AGPREF 2

AGP_AD[30] << AGP_AD[30] 2
AGP_AD[28] << AGP_AD[28] 2
AGP_AD[26] << AGP_AD[26] 2
AGP_AD[24] << AGP_AD[24] 2
AGP_AD[22] << AGP_AD[22] 2
AGP_AD[20] << AGP_AD[20] 2
AGP_AD[18] << AGP_AD[18] 2
AGP_AD[16] << AGP_AD[16] 2
AGP_AD[15] << AGP_AD[15] 2
AGP_AD[13] << AGP_AD[13] 2
AGP_AD[11] << AGP_AD[11] 2
AGP_AD[9] << AGP_AD[9] 2
AGP_C/BE[0] << AGP_C/BE[0] 2
AGP_AD[6] << AGP_AD[6] 2
AGP_AD[4] << AGP_AD[4] 2
AGP_AD[2] << AGP_AD[2] 2
AGP_AD[0] << AGP_AD[0] 2

AGP_VREFGC << AGP_VREFGC 2
AGP_VREFCG << AGP_VREFCG 2

AGP_TYDETE# For retail, 1K ohm pull-down causes AND system detects AGP2X only
+12V, TYDETE# short protection for OEM (1K)

AGP_GC_8X_DET#


+3.3V_BUS
R30
47K
U6D
SN74ACT86D
AGP_MB_8X_DET#
13
12
TEST
R91
1K
+VDDQ_BUS
2N7002E
Q10
R92
147R_1%
R93
332R_1%
R94
100R_1%
C19
10nF

UNIVERSAL VREFGC CIRCUIT (2X, 4X, 8X)


+VDDQ_BUS
R88
168R_1%
Q9
2N7002E
R89
71.5R_1%
TEST
AGP_AGPTEST << AGP_AGPTEST 2
AGP_AGPREF << AGP_AGPREF 2
AGP_VREFGC << AGP_VREFGC 2
R84
DNI/0R
R85
DNI/0R
Keep stubs short
R_AGP8X must be 1% resistor to provide 350mV +/- 5% on Vref
+VDDQ_BUS
2N7002E
Q11
R96
332R_1%
R97
100R_1%
C21
10nF
TEST
AGP_AGPREFCG << AGP_AGPREFCG 2




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 947-2000
Title R9200L-64TD
Size Document Number 81-105-L31020
Custpm
Date: Monday, October 20, 2003 Sheet 1 of 14 Rev 1.0



MEMORY CHANNEL A



MEMORY CHANNEL B



MEMMODE[1:0]	MEMORY I/O VOLTAGE	
01	2.5V (DDR)	Default
10	1.8V (DDR)	
11	3.3V (SDR)	




ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7N6
 (905) 882-0200

Title: R9200L-64TD
 Document Number: 81-105-L31020
 Date: Monday, October 20, 2003
 Sheet: 3 of 14
 Rev: 1.0

Vin = 3.3V AGP
Vout = 1.5V ~ 1.62V
Iout = 4A MAX (load consumption)
Iout = 2.5A MAX (Power rail consumption)

*** Indicate number of via required for the connection



Title		R9200L-64TD		
Size B	Document Number	81-105-L31010		Rev 1.0
Date:	Monday, October 20, 2003	Sheet	5	of 14

Regulator for VDDC_CT (Core Transform) and AVDD/A2VDDQ/AVDDDI/A2VDDDI TXVDDR, LVDDRx, MPVDD


Vin = 3.3V AGP

Vout = 1.8V

Iout = 350mA + 100mA + 50mA = 500mA MAX

Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1		Rct2	
1.8V	1K	3240100100	603	422R 3240422000
1.9V				499R 3240499000



Regulator for MVDDQ (MEM IO) and VDDR1


Vin = 3.3V AGP

Vout = 2.5V (TSOP)

Iout = 1200mA MAX

Iout = 1000mA Est. MAX

Q25 Pin2/4 should be soldered to board for heat dissipation and a GND fill area.




Placed close to +MVDDQ output for EMI

Regulator for MVDDC

Vin = 5V

Vout = 3.4V 2A MAX



Placed close to +VDDC output for EMI


Regulator for PVDD (Core PLLs) and optional TPVDD (TMDS PLLs)

Vin = 3.3V AGP

Vout = +1.8V

Iout = 25mA MAX (PVDD only)

Iout = 30mA MAX (PVDD + TPVDD)



The value of resistor were chosen to reduce failure rate caused by possible defective regulators, i.e., 33R are used instead of 47R or 51R for more start up current. (3.465V - 1.8V) / 33R = 50.5mA

805 package resistor are required for sufficient power rating (0.1W rating). (3.465V - 1.8V) * 50.5mA = 0.085W; therefore, smaller resistor value would require 1206 package


Regulator for MPVDD (Memory PLLs)

Vin = 3.3V AGP

Vout = +1.8V

Iout = 10mA MAX

(Optional)



Regulator For TPVDD (TMDS PLLs)


Vin = +3.3V AGP

Vout = 1.8V

Iout = 15mA MAX

TPVDD might not be needed if PVDD can provide stable 1.8V

(Optional)



TPVDD = TPVDD + LPVDD + TXVDDR


Regulator for TPVDD (TMDS PLLs)

Vin = 3.3V AGP


Vout = +1.62V

Iout = 10mA MAX

15mA Estimateat MAX



AVDD/A2VDDQ (1st DAC & 2nd DAC Band Gap)




Regulator For A2VDD (2nd DACs)

Vin = +3.3V AGP

Vout = 2.5V

Iout = 150mA MAX

A2VDD might not be needed if VDD can provide stable 2.5V




A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch. A2VSSN with signal via to GND at the regulator



Some Part Ref's updated to 988 brd



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7W6
(905) 882-2600

Title: R9200L-64TD
Size: Document Number: 81-105-L31020
Date: Monday, October 20, 2003 Sheet: 6 of 14






STRAPS		PIN	DESCRIPTION	
DC_STRAP1		LCDDATA12	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	
DC_STRAP2		LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled	
DC_STRAP4	DC_STRAP5	LCDDATA15	LCDDATA19	DAC2 Configuration DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT
DC_STRAP6		LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 -NTSC (on board resistor pull-up)	



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title		R9200L-64TD	
Size	Document Number	81-105-L31020	Rev
B			1.0
Date:	Monday, October 20, 2003	Sheet	8 of 14

TERMINATION FOR MEMORY CHANNEL A




SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the memory



CLOCK terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair


These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory



Proper Termination of QSA?



For Uni-Directional
signals, Series
resistors should be
placed close to the
ASIC




<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600


Title	R9200L-64TD		
Size	Document Number	81-105-L31020	Rev
Custom			1.0
Date	Monday, October 20, 2003	Sheet	9 of 14




DDR SDRAM 64Mbit 1Mx16x4



Put 1 1uF cap per power pin of memory



Place as many as possible.



DATA GROUP SHOULD BE ASSIGNED TO EACH DQS AND DQM ACCORDINGLY AND THIS MAPPING IS JUST FOR PLACEMENT AND ROUTING REASONS

All +VDD, MEM, IO and +VDD decoupling caps should be equally distributed per memory chip. As close to the pin as possible.




<Variant Names>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600


Title		RS200L-641D	
Size	Document Number	81-105-L31020	Rev
Date	Monday, October 20, 2003	Sheet	10 of 14

The schematic diagram illustrates a 1.2V power plane layout. It features a top horizontal rail connected to a 1.2V source and a bottom horizontal rail connected to ground. A central vertical rail connects the two horizontal rails. Decoupling capacitors are placed at various points along the top rail: R125B (75.0R) and R126B (75.0R) are in series with the source; R125A (75.0R) is in parallel to ground; C404, C408, and C412 (all DNI/3.3pF) are in parallel to ground; C413, C409, and C405 (all 5pF) are in parallel to ground. On the right side, two ASICs are shown with their power pins connected to the top rail: B7 (pins 1, 2, 82nH), B8 (pins 1, 2, 82nH), B9 (pins 1, 2, 82nH), B11 (pins 1, 2, 82nH), B8 (pins 1, 2, 82nH), B10 (pins 1, 2, 82nH), and B12 (pins 1, 2, 82nH). A note at the top right states "Place close to ASIC".




Change these inductors to 0R for EMI

Place close to CONNECTOR




Place Resistors close to ASIC.



Add alternate part for 7 pin Svideo
6071001500

Place near connector
0R leaves footprint for Ferrite
Beads if req'd for EMI

TV Out (SVHS)



HSync to Connector	Rx = 330R, Rcx = 470pF, Ux INSTALL
HSync NOT Connected	Rx = DNI, Rcx = 0R, Ux = DNI

<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title		R9200L-64TD	
Size	Document Number	81-105-L31020	Rev
Custom			1.0
Date:	Monday, October 20, 2003	Sheet	12 of 14


SECONDARY CRT

Place close to connector DVI1



To DVI1

TO J6



MODIFY

<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	R9200L-64TD		
Size	Document Number	81-105-L31020	Rev
Custom			1.0
Date	Monday, October 20, 2003	Sheet	13 of 14

INSTALL TERMINATION RESISTORS CLOSE TO ASIC

INSTALL TERMINATION RESISTORS CLOSE TO CONNECTOR

PRIMARY DVI-I CONNECTOR



<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title			R9200L-64TD
Size	Document Number	81-105-L31020	
B			
Date:	Monday, October 20, 2003	Sheet	14 of 14
			Rev 1.0