
		Title AGP RV350 128M BGA VGA DVI VO		Schematic No. 105-A034XX-20		Date: Monday, February 23, 2004	
REVISION HISTORY						Rev 7	
Sch Rev	Date	REVISION DESCRIPTION					
0	10/23/02	PRELIMINARY BASED ON "RV-350 REFERENCE (105-REF113-00A)"					
1	01/10/03	Removed C168, C169, to make the MVREFS, MVREFD traces shorter (for better noise) Added R91 pull-up to fix "cold boot" problem: some boards would perform like ID DISABLED without the R91, because of floating /CS pin on the ROM (serial output overrides the ID DISABLED strap). Added J5/6 connection for auto detection of component video Added R100, R101 for easier power measurement Changed AGP connector to 4X/8X type					
2	01/15/03	Added fix for MVDDQ leakage and R119, C163 Added provision for 3.3V_BUS on the MVDDC power supply PCB changed to rev C to fix component interference with daughtercards Removed R9, R11 Added R102 pull down Fixed connection QSA4, QSA5 on the ASIC side Changed C106, C107 to through-hole, added C166, C167 surface mount, alternate Added C74					
3	01/15/03	Added external strap for PKGTYPE Added pullups for ZV_LCDCNTL(3:0) and STEREO SYNC Changed R123 to pull-up to MVDDC Added R255 for VDDC enable Added D122 alternative for cost reduction Added R1007 for EMI Removed R605, R606, R607, R608 to improve EMI					
4	03/26/03	Allegro conversion based on the latest -00 revision					
5	05/27/03	PCB changes only. No schematic changes from previous revision. This is a pads version based on the -00 revision.					
6	07/30/03	Changed thermal sense and fan control circuit Changed temperature interrupt to AUXWIN and added inverter Added C165					
7	09/23/03	Changed p/n for J5, ASSY3, REF2 Deleted ASSY6					
		5	4	3	2	1	



<Core Design>

REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

RESTRICTION NOTICE



THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	AGP RV350 128M BGA VGA DVI VO		
Size B	Document Number	105-A034XX-20	Rev 7
Date:	Monday, February 23, 2004		
Sheet	1	of	20

4X/8X AGP BUS




SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND





IT IS RECOMMENDED TO ALLOW SERIES RESISTOR FOOT PRINTS ON THE INDICATED AGP CONTROL SIGNALS TO ADDRESS ANY LAYOUT NOISE RELATED SIGNAL DAMPING REQUIREMENTS

Boundary scan test



<Core Design>


ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7X6
(905) 882-2600

Title: AGP RV350 128M BGA VGA DVI VO


Size: Document Number 105-A034XX-20

Date: Monday, February 23, 2004

Sheet 3 of 20



MEMORY CHANNEL A



MEMORY CHANNEL B

VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT


<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		AGP RV350 128M BGA VGA DVI VO	
Size	Document Number	105-A034XX-20	Rev
Custom			7
Date	Wednesday, February 25, 2004	Sheet	4 of 20

+VDDC Switching Regulator



Regulator for VDDC (RV350 Core)

Vin = 3.3V_BUS

Vout = 1.2V

I_{out} = 7A MAX (load consumption)


I_{OUT} = 3A MAX (Power rail consumption)

REG.	VOLTAGE	RESISTORS	
		Rc1	Rc2
ISL6522C	1.2V	1.00K (p/n 3240100100)	2K (p/n 3240200100)
	1.25V	1.00K (p/n 3240100100)	1K78 (p/n 3240178100)
	1.3V	1.10K (p/n 3240110100)	1K78 (p/n 3240178100)


Compensation options for +VDDC regulator

Alt. Compensation 1

This compensation circuit is simplified and will only work with the IRU3037(A) Regulator




Common



Alt. Compensation 2

This is required for the ISL6522CB regulator, and provides maximum regulation speed for IRU3037 Regulator



Note: Alternative Compensation Circuit 2 will only work if Rc1 is a 1k Ohm Resistor. Alternative Compensation Circuit 1 has no requirements for the divider circuit.


Count1 470uF thru hole capacitor has 30mR ESR where as 470uF SMT capacitor has 22mR ESR. For current below 4.5A, 1 thru 470uF is enough.

Part	INSTALL	Compensation Circuit	DO NOT INSTALL
IRU3037 IRU3037A	Alternative1	Common, and Either Alt. Compensation 1, or Alt. Compensation 2	Cc4, Rc6 Alternative 2
ISL6522CB	Alternative2	Common and Alt. Compensation 2	Alternative1

*** Indicates number of vias required for the connection

C166, C167 alternate parts for C106, C107

Place C102 capacitor very close to the Q21 pins



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	AGP RV350 128M BGA VGA DVI VO
-------	-------------------------------

Size B	Document Number 105-A034XX-20
-----------	----------------------------------

B	105-A0347X-20		
Date:	Monday, March 29, 2004	Sheet	6 of 20

2	1
---	---

OPTION 1: Dual Phase Switching Regulator





- 1) Feedback trace from the voltage divider resistors to the controller as short as possible.
- 2) Components with " *** " should have two vias on each pad
- 3) Components with " *** " should have three vias on each pad.
- 4) Connections indicated by bold thick line are high current path. Short, thick traces (at least 30 mil) should be used.
- 5) Place C94, C98, C99 close to Q3, Q4
- 6) C13, C14 are the alternate surface mount components for C55, C56

Part	INSTALL	DO NOT INSTALL
SC1175	Rb4, Rb6, Rb9, Rb10, Cb4	Rb7, Rb8, Rb5, Cb1, Cb2, Db2, Db1
IRU3047	Rb7, Rb8, Rb5, Cb1, Cb2 Db1, Db2	Rb4, Rb6, Rb9, Rb10, Cb4

STUFFING OPTIONS FOR EXTERNAL/INTERNAL POWER			
	+5VEXT	+12V_BUS	+3.3V_BUS
B26	DO NOT STUFF	DO NOT STUFF	P/N 5050003200
B18	P/N 5050003200	DO NOT STUFF	DO NOT STUFF
B28	DO NOT STUFF	P/N 5050003200	DO NOT STUFF
C98, C99	P/N 4240010500	P/N 4250022400	P/N 4240010500
C91	P/N 4264047700	P/N 4260018700	P/N 4264047700
C118	DO NOT STUFF	P/N 4250010400	DO NOT STUFF
R111	P/N 3230000000	DO NOT STUFF	P/N 3230000000
C140	P/N 4250022400	P/N 4251022400	P/N 4250022400
C114, C123	P/N 4273010600	DO NOT STUFF	DO NOT STUFF
C124	P/N 4210022500	DO NOT STUFF	DO NOT STUFF
B30, B31	P/N 5050003200	DO NOT STUFF	DO NOT STUFF
JU2	P/N 6140011300	DO NOT STUFF	DO NOT STUFF
Q10	P/N 2021390600	DO NOT STUFF	DO NOT STUFF
C96	P/N 4250010200	DO NOT STUFF	DO NOT STUFF
R97	P/N 3230047200	DO NOT STUFF	DO NOT STUFF
R98	P/N 3230056200	DO NOT STUFF	DO NOT STUFF

Part	MVDDC	Rb1	Rb2
SC1175	2.8V	1K24 (p/n 3240124100)	1.00K (p/n 3240100100)
	2.9V	1K33 (p/n 3240133100)	1.00K (p/n 3240100100)



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	AGP RV350 128M BGA VGA DVI VO
-------	-------------------------------

Size B	Document Number	105-A034XX-20
-----------	-----------------	---------------

B	105-A034XX-20		
Date:	Monday, March 29, 2004	Sheet	7 of 20

Date: Monday, March 20, 2001	Sheet: 1 of 20
2	1

SERIAL EEPROM 512K/1M



<Core Design>



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title		AGP RV350 128M BGA VGA DVI VO		
Size	Document Number	105-A034XX-20		Rev
B				7
Date:	Monday, February 23, 2004	Sheet	9	of 20

TERMINATION FOR
MEMORY
CHANNEL A

PARALLEL TERMINATION
RESISTORS AND
DECOUPLING


SSTL_2 CLASS I

PLACE AT NETS MID
POINT

PARALLEL TERMINATION COULD BE
OMITTED UNDER SOME CIRCUMSTANCE.
PLEASE CONSULT WITH ATI FOR
DETAILS.

[12,13] M_RAS#>>> M_RAS#
[12,13] M_CKEA>>> M_CKEA
[12,13] M_CSA#>>> M_CSA#
[12,13] M_WEA#>>> M_WEA#
[12] M_CSA#0>>> M_CSA#0
[12,13] M_CSA#1>>> M_CSA#1


[4,12,13] M_CLKA0>>> M_CLKA0 [4,12,13]
[4,12,13] M_CLKA#0>>> M_CLKA#0 [4,12,13]
[4,12,13] M_CLKA1>>> M_CLKA1 [4,12,13]
[4,12,13] M_CLKA#1>>> M_CLKA#1 [4,12,13]



CLOCK
terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory



SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the memory

For Uni-Directional
signals, Series
resistors should be
placed close to the
ASIC

<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO	Rev	7
Size	Document Number	105-A034XX-20	
Customer	Monday, February 23, 2004	Sheet	10 of 20

TERMINATION FOR
MEMORY
CHANNEL B

PARALLEL TERMINATION
RESISTORS AND
DECOUPLING


SSTL_2 CLASS I

PLACE AT NETS MID
POINT

PARALLEL TERMINATION COULD BE
OMITTED UNDER SOME CIRCUMSTANCE.
PLEASE CONSULT WITH ATI FOR DETAIL.

[12,13] M_RASB# >>> M_RASB#
[12,13] M_CKEB >>> M_CKEB
[12,13] M_CASB# >>> M_CASB#
[12,13] M_WEB# >>> M_WEB#
[12] M_CSB#0 >>> M_CSB#1


[4,12,13] M_CLKB0 >>> CLKB0 [4,12,13]
[4,12,13] M_CLKB#0 >>> CLKB#0 [4,12,13]
[4,12,13] M_CLKB1 >>> CLKB1 [4,12,13]
[4,12,13] M_CLKB#1 >>> CLKB#1 [4,12,13]



CLOCK
terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory



SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the
memory

For Uni-Directional
signals, Series
resistors should be
placed close to the
ASIC


<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO	Rev	7
Size	Document Number	105-A034XX-20	
Date:	Monday, February 23, 2004	Sheet	11 of 20

64MBytes DDR 128Mbit 1Mx32x4 uBGA Elpida Memory Support



<Core Design>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title AGP RV350 128M BGA VGA DVI VO


Size Document Number 105-A034X-20

Date: Monday, February 23, 2004

Sheet 12 of 20

Rev 7

64MBytes DDR 128Mbit 1Mx32x4 uBGA Elpida Memory Support



<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title: AGP RV350 128M BGA VGA DVI VO

Size: Document Number 105-A034X-20

Date: Monday, February 23, 2004 Sheet 13 of 20


Rev 7

High-Density Header




STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMS Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 Configuration DAC2 Off DAC2 On as CRT DAC2 On as TVOUT DAC2 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)


Map DAC2 CRT to HDH



Map DAC2 VO to HDH



Map DAC2 to HDH




<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO	Rev	7
Size	Document Number	105-A034XX-20	
Date:	Monday, February 23, 2004	Sheet	14 of 20

OPTION STRAPS



STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpudck) 00 - refclk slightly earlier than feedback 01 - refclk 1 tap earlier than feedback 10 - refclk 1 tap later than feedback 11 - refclk 2 taps earlier than feedback clock	11
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1101 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	1100
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions. If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	11
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1


<Core Design>





ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO		
Size	Document Number	105-A034XX-20	Rev
Customer			7
Date	Tuesday, March 23, 2004	Sheet	15 of 20


PRIMARY CRT



Place close to ASIC




OPTIONAL ESD/HOTPLUG PROTECTION DIODES




Change these inductors to 0R for EMI




Place close to CONNECTOR



SECONDARY CRT





Place close to ASIC





Change these inductors to 0R for EMI

Place close to CONNECTOR









Place close to the output of the DAC1 filters

Keep length short, or another set of resistors may be needed



Three on top side, three at the bottom, spreaded high, middle and low vertically





Jm2, Jm3, Jm4 and Jm5 use the same footprint

<Core Design>




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO		
Size	Document Number	105-A034XX-20	Rev 7
Custom	Date	Wednesday, February 25, 2004	Sheet 17 of 20

PRIMARY DVI-I CONNECTOR








<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	AGP RV350 128M BGA VGA DVI VO		
Size	1	Document Number	105-A034XX-20
Date:	Monday, February 23, 2004	Sheet	18 of 20
		Rev	7

ASIC TEMPERATURE SENSE AND FAN SPEED CTRL



<Core Design>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title AGP RV350 128M BGA VGA DVI VO

Size Custom Document Number 105-A034XX-20

Date: Monday, February 23, 2004

Sheet 19 of 20

Rev 7

CRT SCREWS

ASSY1
SCREW
JACKSCREW
ASSY

ASSY4
SCREW
JACKSCREW
ASSY

ASSY8
BRACKET
NO_TABS_VGA_DIN_DVI

DVI SCREWS

ASSY2
SCREW
JACKSCREW
ASSY

ASSY5
SCREW
JACKSCREW
ASSY

MISC. BOARD PARTS

ASSY3
BLANK
LABEL
1.5W_X_0.50H

ASSY7
ANTISTATIC
BAG
6 X 11
ASSY

REF1
SCHEMATIC
105-A034XX-00
ASSY

REF2
PCB
109-A03400-00

REF3
ATI LOGO
LABEL
ATI_LOGO_LABEL

<Core Design>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title				AGP RV350 128M BGA VGA DVI VO	
Size	Document Number			105-A034XX-20	
Date:	Monday, February 23, 2004			Sheet	20 of 20
				Rev	7