VOGONS

Common searches


Search results

Display options

x86 Trap Flag during IRET in VME?

What is the real behaviour of the trap flag during IRET in VME mode? When the trap flag is set during a Virtual 8086 mode 16-bit IRET instruction (by the value popped into the FLAGS register's 13 bits (IOPL, Interrupt flag(popped into VIF instead) (and Virtual 8086 mode flag as well, but isn't …

Re: x86 NT(Nested Task) flag vs VM flag?

So, if the NT flag is essentially unsupported in V86 mode(only being cleared/set during task switches, but having no effect on IRET), is it affected by task switches to V86 tasks? So a CALL to a V86 task, will that set the NT flag of said task? Will it have effect on the V86 task(besides it being …

Re: Can 32-bit x86 programs explicitly use IP?

Slightly related, since it applies to EIP or IP: What is the return point of a interrupt handling throwing a fault (for example #GP) during an INT instruction itself (opcode CDh)? UniPCemu currently treats all faults the same (resetting EIP to the start of the instruction), but is the same true for …

Re: Emulating Area5150

Perhaps a bit related to the whole 8088 accuracy one. Just found this description of pretty much all 808x microcoded (undocumented/missing) opcodes and their behaviour: https://www.righto.com/2023/07/undocumented-8086-instructions.html Might be interesting to implement one day? I have some already …

Re: x86 IO permission bitmap?

The IOPB was introduced with the 386. What older processors would be supported by disabling it? Oh, my bad. You're right about that. I am wondering about the Interrupt Redirection bitmap in this case. What happens if IOPB's value minus 32 reaches the IOPB offsets(it's 2 bytes after all) or below? …

Re: x86 IO permission bitmap?

Ah. You're right about that. And the related bitmap below it can be disabled by clearing CR4's bit on Pentium-compatible processors (CR4.VME). So it's actually compatible with the 80386 and below (16-bit (286) TSS have neither, so they assume it's bits are set and interrupts trapping I think (like …

x86 IO permission bitmap?

Can the I/O permission bitmap be disabled for operating systems not supporting it? I know that the CPU can disable it by making it map out-of-range (base TSS offset out of range) of the TSS segment limits, as well as with mapping the base offset register out-of-range (by lowering the limit field to …

Page 1 of 274