

5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

5.4 UMC UM8886-N PCI TO ISA BRIDGE

SYM BOL	TYPE	DESCRIPT ION
AD {31:0}	IO	32 BIT PCI ADDRESS AND DATA BUS
CBE {3:0}	IO	PCIBUS COMMAND AND BYTE ENABLE SIGNALS
DEVSEL#	IO	PCIBUS DEVESEL SIGNAL. THIS ACTS AS AN OUTPUT PIN WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT PIN.
TRDY#	IO	PCIBUS TRDY SIGNAL. THIS ACTS AS AN OUTPUT PIN WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT PIN.
IRDY#	IO	PCIBUS IRDY SIGNAL. THIS ACTS AS AN OUTPUT PIN WHEN THE IBC ISSUES A CYCLE TO PCIBUS; OTHERWISE, IT IS AN INPUT PIN.
FRAME#	IO	PCIBUS FRAME SIGNAL. THIS ACTS AS AN OUTPUT PIN WHEN THE IBC ISSUES A CYCLE TO PCIBUS; OTHERWISE, IT IS AN INPUT PIN.
IDSEL	I	PCIBUS IDSEL INPUT SIGNAL. IDSEL IS USED AS CHIP SELECT DURING CONFIGURATION READ AND WRITE TRANSACTION.
PAR	O	PCIBUS PARITY BIT.
SERR#	I	SYSTEM ERROR. UPON SAMPLING THIS PIN ACTIVE, THE IBC GENERATES AN NM ITO THE CPU.
LOCK#	I	PCIBUS LOCK SIGNAL TO INDICATE LOCK CYCLE.
STOP#	IO	PCIBUS STOP SIGNAL. THIS ACTS AS AN OUTPUT PIN WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT PIN.
INT {D A}	I	PCIBUS INTERRUPT REQUEST A, B, C, D.
BCLK	O	ISA BUS CLOCK OUTPUT.
BALE	O	BUS ADDRESS LATCH ENABLE.
SA {19:0}	O	SYSTEM ADDRESS BUS SA {19:0}. SA {19:0} ARE OUTPUT, EXCEPT DURING ISA MASTER CYCLES.
LA {18:17} / M IRQ {0:1}	IO	LATCH-ABLE ADDRESS BUS LA {23:17} OR MOTHERBOARD STEERABLE IRQ REQUESTS. IN NORMAL/ENP MODE LA {23:17} ARE OUTPUT, EXCEPT DURING ISA MASTER CYCLES; IN DOCK EXPAND MODE, THEY BECOME THE ADDITIONAL IRQ ROUTE WHICH WILL BE STEERED TO INTERNAL 8259S.
LA19 / UNDOCKS M I	IO	LATCH-ABLE ADDRESS BUS LA19 OR UN-DOCKING REQUEST BY ASSERT SM #H. IN NORMAL/ENP MODE, IT IS LA19 IN DOCK EXPAND MODE. IT IS ONE OF THE SM #H SOURCE FROM DOCKING STATION FOR USER WANT UN-DOCKING.
LA {23:20}	IO	LATCH-ABLE ADDRESS BUS LA {23:20}. LA {23:20} ARE OUTPUT EXCEPT DURING ISA MASTER CYCLES.
SBHE#	O	SYSTEM BUS HIGH ENABLE INDICATES THE HIGH BYTE ON THE ISA DATA BUS SD {15:8} IS VALID.
SD {15:0}	IO	16 BIT ISA SYSTEM DATA BUS.
IDR#	O	ISA IO READ COMMAND.
IDW#	O	ISA IO WRITE COMMAND.
MEM R#	O	ISA MEMORY READ COMMAND.
MEM W#	O	ISA MEMORY WRITE COMMAND.

SYM BOL	TYPE	DESCRIPT ION
SMEM R#	O	ISA SYSTEM MEMORY READ COMMAND.
SMEM W#	O	ISA SYSTEM MEMORY WRITE COMMAND.
DCS16#	I	16-BIT IO. THIS SIGNAL INDICATES THAT BUS SIZE OF CURRENT ISA IO SLAVE IS 16 BITS.
MEMCS16#	IO	16-BIT MEMORY. THIS PIN INDICATES THAT THE BUS SIZE OF CURRENT ISA MEMORY SLAVE IS 16 BIT.
OW SHACN	I	NO WAIT STATES. THIS SIGNAL IS ASSERTED BY ISA SLAVE IN ORDER TO SHORTEN THE CYCLE.
IDCHRDY	IO	CHANNEL READY. IDCHRDY IS USED BY ISA SLAVES TO INSERT WAIT STATES.
MASTER#	I	16-BIT MASTER. INDICATES THAT A 16-BIT ISA MASTER HAS CONTROL OF THE ISA BUS.
AEN	O	ISA BUS AEN SIGNAL. WHEN HIGH, INDICATES THAT DMA OR REFRESH CONTROLS THE ISA BUS.
IDCHCK# / CLKRUN#	I	IO CHANNEL CHECK. IBC WILL GENERATE NM ITO CPU UPON SAMPLING THIS PIN ACTIVE; CLKRUN IS RESERVED FOR FUTURE USE.
REFRESH#	IO	IO SYSTEM REFRESH CONTROL. OUTPUT TO ISA BUS WHEN CONVERTING SYSTEM TIMER TICKS INTO REFRESH CYCLE.
CPUREQ	I	CPU REQUEST. CPU INITIATOR REQUESTS THE PCIBUS.
CPUGNT	O	CPU GRANT ARBITER HAS GRANTED PCIBUS TO CPU INITIATOR.
REQ0# / COVERSW #	I	PCIMASTER REQUEST 0. FOR REQUESTS INITIATED FROM PCIBUS MASTER. COVERSW FROM EXTERNAL LCD COVER SWITCH TO INFORM THE PMU THAT THE LCD COVER HAD BEEN CLOSED SO THAT PMU CAN FORCE SYSTEM TO ENTER SUSPEND MODE.
REQ1#	I	PCIMASTER REQUEST 1.
REQ2# / 891BUSY# / DK_REQB#	I	PCIMASTER REQUEST 2 OR DOCKING REQUEST A.. IN NORMAL/ENP MODE, IT IS THE REQUEST INITIATED FROM PCIBUS MASTER OR 891 BUSY IS RESERVED FOR FUTURE USE; IN DOCK EXPAND MODE, IT IS THE PCIBUS REQUEST FROM DOCKING STATION.
REQ3# / COVERSW #	I	PCIMASTER REQUEST 3. THIS PIN ALSO ACTS AS "COVERSW" FROM EXTERNAL LCD COVER SWITCH TO INFORM THE PMU THAT LCD COVER HAD BEEN CLOSED SO THAT PMU CAN FORCE SYSTEM ENTER SUSPEND MODE.
GNT0# / NCLKDC#	O	PCIMASTER GRANT 0. ARBITER HAS GRANTED PCIBUS MASTER OR AS NCLKDC# UM 8886N WILL FORCE NCLKDC# LOW TO INFORM UM 8891 THAT CPU CLOCK WILL BE D.C.
GNT1#	O	PCIMASTER GRANT 0.
GNT2# / SUSP# / DK_DACKB #SDATA3	O	PCIMASTER GRANT 2 OR SUSPEND REQUEST TO CPU FOR STOPPING CPU CLOCK OR DOCK DMA ACKNOWLEDGE B / SERIAL DATA 3 IN NORMAL/ENP MODE, THE ARBITER HAS GRANTED PCIBUS TO PCIBUS MASTER; IN DOCK EXPAND MODE, IT IS THE ACKNOWLEDGE TO PCIDMA REQUEST FROM DK_DREQB# OR SERIAL DATA OUTPUT TO DOCKING STATION.

5026 N/B MAINTENANCE

5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

5.4 UMC UM8886-N PCI TO ISA BRIDGE

SYMBOL	TYPE	DESCRIPTION
GNT3# / NCLKDC#	O	PCIMASTER GRANT 3. OR NCLKDC#UM 8886N WILL FORCE NCLKDC# TO LOW TO INFORM UM 8891 THAT CPU CLOCK WILL BE D.C.
X32K	I	32K CLOCK INPUT.
DREQ {0,1,3}/ MDRQ {2,0}/ MUXSEL {2,0}	I	DMA REQUEST. THESE SIGNALS ARE USED TO REQUEST DMA SERVICE OR TO GRANT CONTROL OF THE EXPANDED BUS TO ISA MASTER IN NORMAL MODE. THE DREQs ARE NOT STEERABLE IN PNP/DOCK MODE. THEY ARE STEERABLE TO OTHER DMA CHANNEL REQUEST IN EXPAND MODE. THEY BECOME THE SELECT SIGNAL OF EXTERNAL DMA REQUEST MULTIPLEXER.
DREQ2/ MUXIN	I	DMA REQUEST CHANNEL_2 OR MULTIPLEX INPUT IN NORMAL/PNP/DOCK MODE. IT IS DMA CHANNEL_2 REQUEST FOR FLOPPY IN EXPAND MODE. IT IS INPUT FROM THE MULTIPLEXER OUTPUT OF ALL EXTERNAL DMA REQUEST.
DREQ5/ DSPWROK	I	DMA REQUEST CHANNEL_5 OR DOCK STATDN POWER OKAY.
DREQ6/ CD#	I	DMA REQUEST CHANNEL_6 OR CARD DETECTED IN NORMAL/PNP MODE. IT IS DESIGNATED AS DMA CHANNEL_6 REQUEST IN DOCK/EXPAND MODE. IT IS INDICATOR OF THE DOCK-ON.
DREQ7/ DK_RQA#/ SDATA1	I	DMA REQUEST CHANNEL_7 OR DOCKING REQUEST A IN NORMAL/PNP MODE. IT IS DESIGNATED AS DMA CHANNEL_7 REQUEST IN DOCK/EXPAND MODE. IT IS THE PCIBUS REQUEST FROM DOCKING STATDN.
DACK {0,1,3}#/ MDACK {2,0}# DAC {2,0}	B	DMA ACKNOWLEDGE. THE IBC ASSERTED THESE OUTPUT LINES TO INDICATE THAT THE DMA DEVICE HAS BEEN GRANTED SERVICE IN NORMAL MODE. THE DACK {0,1,3}# ARE NOT STEERABLE IN PNP/DOCK MODE. THEY ARE STEERABLE IN EXPAND MODE. THEY ARE THE ENCODED FROM DACK {3,0,7,5}#. DACK 3 WILL BE INPUT WHEN RESET FOR SELECTING THE NORMAL/PNP/DOCK/EXPAND MODE.
DACK2#/ CD1#	B	DMA ACKNOWLEDGE CHANNEL 2 /CARD DETECT PIN 1.
DACK5#/ ENBUF#	B	DMA ACKNOWLEDGE 5 OR ENABLE THE DOCKING CONNECTOR SIGNAL BUFFERS.
DACK6#/ UNDOCKGNT	B	DMA ACKNOWLEDGE 6 /NOTEBOOK PC UN-DOCKING GRANTED.
DACK7#/ DK_DACKA#/ SCLK	O	DMA ACKNOWLEDGE 7 /DOCK DMA ACKNOWLEDGE A /SERIAL CLOCK. IN NORMAL/PNP MODE IT IS DACK 7# FUNCTION IN DOCK/EXPAND MODE IT IS THE ACKNOWLEDGE TO PCI/DMA REQUEST FROM DK_DREQA#.
ROP	IO	END OF PROCESS. IN INPUT MODE. THIS PIN IS USED BY THE DMA DEVICE TO STOP CURRENT DMA TRANSFER IN OUTPUT MODE. DMA CONTROLLER ASSERTS ROP TO INDICATE TO THE ACTIVE DMA DEVICE THAT THE TRANSFER HAS REACHED THE TERMINAL COUNT.
RQ1	I	ISA BUS INTERRUPT REQUEST 1.
RQ {7,3}	I	ISA BUS INTERRUPT REQUEST {7,3}
RQ8	I	RTC INTERRUPT REQUEST.
RQ {12,9}	I	ISA BUS INTERRUPT REQUEST {12,9}
RQ {15,14}	I	ISA BUS INTERRUPT REQUEST {15,14}
INTR	O	MASKABLE INTERRUPT TO CPU.
NMI	O	NONMASKABLE INTERRUPT TO CPU.
SM#	IO	SYSTEM MANAGEMENT INTERRUPT. OUTPUT TO CPU TO REQUEST SMM SERVICE. INPUT FROM CPU INDICATES THAT CPU HAS ENTERED SMM MODE.
STPCLK#	O	CPU SLOW DOWN /STOP CLOCK CONTROL.

SYMBOL	TYPE	DESCRIPTION
PWR LCH2	O	LATCH SIGNAL TO LATCH PM C OUTPUT PINS FROM SD {7,0} TO GENERATE PM C0-5 PM C8 AND CKGENPD.
PWR LCH1	O	LATCH SIGNAL TO LATCH PM C OUTPUT PINS FROM SD {7,0} TO GENERATE PM C6 PM C7/SUSP PM C8 PM C9 AND CLKSEL {2,0}.
EXTSM#	I	EXTERNAL SM 11.
SM IACT#	I	SYSTEM MANAGEMENT INTERRUPT ACKNOWLEDGE FROM INTEL SL ENHANCED CPU.
PCIECLKI	I	PCIBUS CLOCK INPUT TO THE IBC.
CLKN	I	OSCILLATOR CLOCK INPUT TO GENERATE CPU AND PCICLOCKS.
OSC	I	TIME BASE 14.318 MHZ CLOCK INPUT.
HCLK	O	CLOCK OUTPUT TO CPU HOST.
PCIECLK0	O	CLOCK OUTPUT TO PCIBUS.
CFURST	O	CPU RESET. THIS PIN IS USED TO INITIALIZE CPU.
RSTDRV	O	RSTDRV. THIS PIN IS USED TO RESET ENTIRE SYSTEM, EXCEPT THE CPU.
KBCLK	IO	KEYBOARD CONTROLLER CLOCK. CLOCK OUTPUT TO THE 8742.
RC/AGP0	IO	RESETS INPUT FROM 8042, OR ACTS AS PROGRAMMABLE INPUT, OR OUTPUT PIN 0.
GA20/PGP1/ LDEV#	IO	ADDRESS A20 GATE FROM 8042, OR ACTS AS PROGRAMMABLE INPUT/OUTPUT PIN 1, OR ACTS AS LOCAL DEVICE INPUT FROM VL BUS.
ROMCS#/ KBCS#	O	ROMCS AND KBCS. DUAL FUNCTION PIN. FOR IO CYCLES, THIS PIN IS KBCS; FOR MEMORY CYCLES, IT IS ROMCS.
SPKR	O	SPEAKER DRIVE OUTPUT.
XDEN/PGP3/ TCGRAMWR	O	XD BUS DIRECTION CONTROL, OR ACTS AS PROGRAMMABLE OUTPUT PIN 3, OR AS TCGRAMWR TO READ/WRITE EXTERNAL 4KB RTC.
RTCAS	O	RTC ADDRESS LATCH.
RTCWR	O	RTC WRITE COMMAND.
RTC RD	O	RTC READ COMMAND.
DE1FX	O	DE 1FX CHIP SELECT.
DE2FX	O	DE 2FX CHIP SELECT.
ONOFF#	I	"ON/OFF" SWITCH INPUT TO PM U.S.WITCHES BETWEEN FULL-ON MODE AND SUSPEND MODE OR ACTS AS ACN.
LB1/LB2	I	LOW BATTERY 1 OR LOW BATTERY 2 INPUT.
DE17X/ PGP3	O	DE 17X CHIP SELECT, OR ACTS AS PROGRAMMABLE OUTPUT PIN 3.
DE37X/ PGP2	O	DE 37X CHIP SELECT, OR ACTS AS PROGRAMMABLE OUTPUT PIN 2.
DEHDEN	O	ENABLE DE CYCLE.
A20M	O	MASK PROCESSOR ADDRESS 20: ACTIVE WHEN GA20 IS LOW OR IO PORT 92H BIT 1 IS HIGH.
EXSM I2/LB2	I	EXTERNAL SM INPUT 2 OR ACTS AS LOW BATTERY 2 INPUT OR KEYBOARD CLOCK INPUT.
FERR#	I	WHEN LOW INDICATES THAT A FLOATING POINT ERROR HAS OCCURRED.
ENNE#	O	ENNE IS ASSERTED LOW TO INSTRUCT THE CPU TO IGNORE A NUMERIC ERROR AND CONTINUE EXECUTING NON-CONTROL FLOATING POINT INSTRUCTIONS.
TEST	I	THIS PIN IS USED FOR TESTING ONLY FOR NORMAL OPERATION IT SHOULD BE PULLED HIGH.
VCC5		+5V VOLT POWER SUPPLY.
VCC3		3.3-VOLT POWER SUPPLY.

