

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

DESCRIPTION

The MH2M325CZJ/CNZJ is 2097152-word X 32-bits dynamic RAM. This consists of four industry standard 2M X 8 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required. This is a socket-type memory module, suitable for easy interchange or addition of modules.

FEATURES

Type name	RAS access time (max.)ns	CAS access time (max.)ns	Address access time (max.)ns	Cycle time (min.)ns	Power dissipation (typ.mW)
MH2M325CZJ/CNZJ-5	50	13	25	90	2620
MH2M325CZJ/CNZJ-6	60	15	30	110	2160
MH2M325CZJ/CNZJ-7	70	20	35	130	1900

- 72pin single in-line package
- Single 5.0V $\pm 10\%$ supply
- Low stand-by power dissipation
22mW (Max) CMOS Input level
- Low operating power dissipation
MH2M325CZJ/CNZJ- 5 3.20W (Max)
MH2M325CZJ/CNZJ- 6 2.64W (Max)
MH2M325CZJ/CNZJ- 7 2.32W (Max)
- Hyper-page mode, $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh capabilities
- All inputs and output directly TTL compatible
2048 refresh cycles every 32ms ($A_0 \sim A_{10}$)


APPLICATION

Main memory unit for computers, Microcomputer memory,
Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)

[Single side]

1.Vss 37.NC
2.DQ0 38.NC
3.DQ16 39.Vss
4.DQ1 40.CAS0
5.DQ17 41.CAS2
6.DQ2 42.CAS1
7.DQ18 43.CAS3
8.DQ3 44.RAS0
9.DQ19 45.NC
10.Vcc 46.NC
11.NC 47.W
12.A0 48.NC
13.A1 49.DQ8
14.A2 50.DQ24
15.A3 51.DQ9
16.A4 52.DQ25
17.A5 53.DQ10
18.A6 54.DQ26
19.A10 55.DQ11
20.DQ4 56.DQ27
21.DQ20 57.DQ12
22.DQ5 58.DQ28
23.DQ21 59.Vcc
24.DQ6 60.DQ29
25.DQ22 61.DQ13
26.DQ7 62.DQ30
27.DQ23 63.DQ14
28.A7 64.DQ31
29.NC 65.DQ15
30.Vcc 66.NC
31.A8 67.PD1
32.A9 68.PD2
33.NC 69.PD3
34.RAS2 70.PD4
35.NC 71.NC
36.NC 72.Vss



Outline 72N9X-C

	- 5	- 6	- 7
PD0	NC	NC	NC
PD1	NC	NC	NC
PD2	Vss	NC	Vss
PD3	Vss	NC	NC

NC: NO CONNECTION

MITSUBISHI
ELECTRIC

(1 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

FUNCTION

In addition to normal read, write, a number of other functions, e.g., hyper page mode, $\overline{\text{RAS}}$ only refresh,


The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	Row address	Column address	Input	Output
Read	ACT	ACT	NAC	APD	APD	OPN	VLD
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN
Hidden refresh	ACT	ACT	NAC	APD	DNC	OPN	VLD
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

BLOCK DIAGRAM

MITSUBISHI
ELECTRIC

(2 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	4000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		5.5	V
V _{IL}	Low-level input voltage, all inputs	-0.5		0.8	V

Note 1: All voltage values are with respect to V_{SS}ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5.0V ±10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} =-5.0mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} =4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current		0V ≤ V _{IH} ≤ 6V, Other Inputs pins=0V	-40		40	μA
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	MH2M325C -5	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling t _{RC} =t _{WC} =min. output open			580	mA
		MH2M325C -6				480	
		MH2M325C -7				420	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)		$\overline{\text{RAS}}=\overline{\text{CAS}}=\text{V}_{\text{IH}}$ output open			8	mA
			$\overline{\text{RAS}}=\overline{\text{CAS}}\geq \text{V}_{\text{CC}}-0.2\text{ V}$			4	
I _{CC3} (AV)	Average supply current from V _{CC} refreshing (Note 3,5)	MH2M325C -5	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}=\text{V}_{\text{IH}}$ t _{RC} =min. output open			580	mA
		MH2M324C -6				480	
		MH2M325C -7				420	
I _{CC4} (AV)	Average supply current from V _{CC} Hyper-Page-Mode (Note 3,4,5)	MH2M325C -5	$\overline{\text{RAS}}=\text{V}_{\text{IL}}$, $\overline{\text{CAS}}$ cycling t _{PC} =min. output open			560	mA
		MH2M325C -6				460	
		MH2M325C -7				360	
I _{CC5} (AV)	Average supply current from V _{CC} $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3)	MH2M325C -5	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling t _{RC} =min. output open			580	mA
		MH2M325C -6				480	
		MH2M325C -7				420	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1} (AV), I_{CC3} (AV) and I_{CC4} (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I_{CC1} (AV) and I_{CC4} (AV) are dependent on output loading. Specified values are obtained with the output open.5: Column Address can be changed once or less while $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ and $\overline{\text{CAS}}=\text{V}_{\text{IH}}$.MITSUBISHI
ELECTRIC

(3 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

CAPACITANCE (Ta=0 ~ 70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i (A)	Input capacitance, address inputs	Vi=Vss f=1MHz VI=25mVrms			30	pF
C _i (\overline{W})	Input capacitance, write control input				35	pF
C _i (\overline{RAS})	Input capacitance, \overline{RAS} input				23	pF
C _i (\overline{CAS})	Input capacitance, \overline{CAS} input				23	pF
C _{i/o}	Input/Output capacitance, data ports				27	pF

SWITCHING CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from CAS (Note 7,8)		13		15		20	ns
tRAC	Access time from RAS (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from CAS precharge (Note 7,11)		30		35		40	ns
tOHC	Output hold time from CAS	5		5		5		ns
tOHR	Output hold time from RAS (Note 13)	5		5		5		ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		5		ns
tWEZ	Output disable time after WE high (Note 12)		13		15		20	ns
tOFF	Output disable time after CAS high (Note 12,13)		13		15		20	ns
tREZ	Output disable time after RAS high (Note 12,13)		13		15		20	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -Only refresh).

Note the \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods (greater than 64 ms) of \overline{RAS} inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to VOH=2.4V(I_{OH}=5mA) / VOL=0.4V(I_{OL}=4.2mA) load 100pF.

The reference levels for measuring of output signal are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that t_{RCO} ≥ t_{RCO(max)} and t_{ASC} ≥ t_{ASC(max)} and t_{CP} ≥ t_{CP(max)}.

9: Assumes that t_{RCO} ≤ t_{RCO(max)} and t_{RAD} ≤ t_{RAD(max)}. If t_{RCO} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCO} exceeds the value shown.

10: Assumes that t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}.

11: Assumes that t_{CP} ≤ t_{CP(max)} and t_{ASC} ≥ t_{ASC(max)}.

12: t_{WEZ(max)}, t_{OFF(max)} and t_{REZ(max)} defines the time at which the output achieves the high impedance state (I_{our} ≤ I_{±10} μ A) and is not reference to VOH(min) or VOL(max).

13: Output is disabled after both \overline{RAS} and \overline{CAS} go to high.



MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Refresh, and Hyper-Page Mode Cycles)

(Ta=0 ~ 70°C, Vcc = 5V ±10%, Vss=0V, unless otherwise noted See notes 14,15)

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		32		32		32	ms
tRP	RAS high pulse width	30		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note16)	18	32	20	38	20	42	ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	8		10		13		ns
tRAD	Column address delay time from RAS low (Note17)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note18)	0	10	0	13	0	13	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	8		10		10		ns
tDZC	Delay time, data to CAS low (Note19)	0		0		0		ns
tRDD	Delay time, RAS high to data (Note20)	13		15		20		ns
tCDD	Delay time, CAS high to data (Note20)	13		15		20		ns
tT	Transition time (Note21)	1	50	1	50	1	50	ns

Note 14: The timing requirements are assumed $t_r = 2ns$.15: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.16: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled exclusively by t_{CAC} or t_{AA} .17: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$, access time is controlled exclusively by t_{AA} .18: $t_{ASC(max)}$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$, access time is controlled exclusively by t_{CAC} .19: Either t_{DZC} or t_{DZO} must be satisfied.20: Either t_{RDO} or t_{CDO} or t_{CDD} must be satisfied.21: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	40		48		55		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tRCS	Read Setup time before CAS low	0		0		0		ns
tRCH	Read hold time after CAS high (Note 22)	0		0		0		ns
tRRH	Read hold time after RAS high (Note 22)	0		0		0		ns
tRAL	Column address to RAS hold time	25		30		35		ns
tCAL	Column address to CAS hold time	13		18		23		ns

Note 22: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

Write Cycle (Early Write)

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	40		48		55		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tWCS	Write setup time before CAS low	0		0		0		ns
tWCH	Write hold time after CAS low	8		10		13		ns
tCWL	CAS hold time after W low	8		10		13		ns
tRWL	RAS hold time after W low	8		10		13		ns
tWP	Write pulse width	8		10		13		ns
tDS	Data setup time before CAS low or W low	0		0		0		ns
tDH	Data hold time after CAS low or W low	8		10		13		ns

Hyper page Mode Cycle (Read, Early Write, Read-Write, Read Write Mix Cycle, HI-Z control by W) (Note 25)

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time	20		25		30		ns
tHPRWC	Hyper Page Mode read write / read modify write cycle time	57		66		79		ns
tRAS	RAS low pulse width for read write cycle (Note24)	65	100000	77	100000	92	100000	ns
tCP	CAS high pulse width (Note25)	8	13	10	16	13	16	ns
tCPRH	RAS hold time after CAS precharge	28		33		38		ns
tCPWD	Delay time, CAS precharge to W low	43		50		60		ns
tCHOL	Hold time to maintain the data HI-Z until CAS access	7		7		7		ns
tWPE	W Pulse Width (HI-Z control)	7		7		7		ns
tHCWD	Delay time, CAS low to W low after read	28		32		42		ns
tHAWD	Delay time, Address to W low after read	40		47		57		ns
tHPWD	Delay time, CAS precharge to W low after read	43		50		60		ns

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

24: t_{RAS(min)} is specified as two cycles of CAS input are performed.25: t_{CP(max)} is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 27)

Symbol	Parameter	Limits						Unit
		MH2M325C -5		MH2M325C -6		MH2M325C -7		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CAS setup time before RAS low	5		5		5		ns
t _{CHR}	CAS hold time after RAS low	10		10		15		ns


Note 26: Eight or more CAS before RAS cycles Instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MITSUBISHI
ELECTRIC


(6 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

Timing Diagrams (Note 29)
Read Cycle

Note 29

Indicates the don't care input.
 $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ or $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$

Indicates the invalid output.


MITSUBISHI
ELECTRIC

(7 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM


Early Write Cycle

MITSUBISHI
ELECTRIC

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle



MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM


Hyper Page Mode Early Write Cycle

MITSUBISHI
ELECTRIC

(10 / 15)

MH2M325CZJ/CNZJ-5,-6,-7


HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (Hi-Z control by \overline{W})

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM


$\overline{\text{RAS}}$ -only Refresh Cycle



MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle




MITSUBISHI
ELECTRIC

(13 / 15)

MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 28)



Note 28: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

MITSUBISHI
ELECTRIC

(14 / 15)

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

Dimensions in mm

