

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

**DESCRIPTION**

The MH2M325CZJ/CNZJ is 2097152-word × 32-bits dynamic RAM. This consists of four industry standard 2M × 8 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required. This is a socket-type memory module, suitable for easy interchange or addition of modules.

**FEATURES**

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
MH2M325CZJ/CNZJ-5	50	13	25	90	2620
MH2M325CZJ/CNZJ-6	60	15	30	110	2160
MH2M325CZJ/CNZJ-7	70	20	35	130	1900


- 72pin single In-line package
- Single 5.0V ±10% supply
- Low stand-by power dissipation  
22mW (Max) ..... CMOS Input level
- Low operating power dissipation  
MH2M325CZJ/CNZJ-5 ..... 3.20W (Max)  
MH2M325CZJ/CNZJ-6 ..... 2.64W (Max)  
MH2M325CZJ/CNZJ-7 ..... 2.32W (Max)
- Hyper-page mode , RAS-only refresh , CAS before RAS refresh, Hidden refresh capabilities
- All inputs and output directly TTL compatible  
2048 refresh cycles every 32ms (A0 ~A10)

**APPLICATION**

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT

**PIN CONFIGURATION (TOP VIEW)**

[Single side]



Outline 72N9X-C

	- 5	- 6	- 7
PD0	NC	NC	NC
PD1	NC	NC	NC
PD2	Vss	NC	Vss
PD3	Vss	NC	NC

NC: NO CONNECTION



**MITSUBISHI**  
**ELECTRIC**  
(1 / 15)

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

## FUNCTION

In addition to normal read, write, a number of other functions, e.g., hyper page mode, RAS only refresh,


The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output	
	RAS	CAS	W	Row address	Column address	Input	Output	
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	
Hidden refresh	ACT	ACT	NAC	APD	DNC	OPN	VLD	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

## BLOCK DIAGRAM



## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
VI	Input voltage		-1~7	V
VO	Output voltage		-1~7	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	4000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-40~125	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.4		5.5	V
VIL	Low-level input voltage, all inputs	-0.5		0.8	V

Note 1 : All voltage values are with respect to Vss

## ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits			Unit	
		Min	Typ	Max	Min	Typ	Max		
VOH	High-level output voltage	IOL=-5.0mA	2.4		Vcc			V	
VOL	Low-level output voltage	IOL=4.2mA	0		0.4			V	
Ioz	Off-state output current	Q floating 0V ≤ Vout ≤ 5.5V	-10		10			μA	
II	Input current	0V ≤ VIN ≤ 6V, Other Inputs pins=0V	-40		40			μA	
Icc1 (AV)	Average supply current from Vcc operating	MH2M325C -5	RAS, CAS cycling t <sub>AC</sub> =t <sub>WC</sub> =min. output open			580		mA	
		MH2M325C -6				480			
	(Note 3,4,5)	MH2M325C -7				420			
Icc2	Supply current from Vcc , stand-by (Note 6)	RAS=CAS=VIH, output open				8		mA	
		RAS=CAS ≥ Vcc -0.2 V				4			
Icc3 (AV)	Average supply current from Vcc refreshing	MH2M325C -5	RAS cycling, CAS= VIH t <sub>AC</sub> =min. output open			580		mA	
		MH2M324C -6				480			
		MH2M325C -7				420			
Icc4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	MH2M325C -5	RAS=VI <sub>L</sub> , CAS cycling t <sub>AC</sub> =min. output open			560		mA	
		MH2M325C -6				460			
		MH2M325C -7				360			
Icc5(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	MH2M325C -5	CAS before RAS refresh cycling t <sub>AC</sub> =min. output open			580		mA	
		MH2M325C -6				480			
		MH2M325C -7				420			

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV) and Icc4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=VI<sub>L</sub> and CAS=VI<sub>H</sub>.

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

CAPACITANCE ( $T_a=0 \sim 70^\circ C$ ,  $V_{cc}=5.0V \pm 10\%$ ,  $V_{ss}=0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1MHz$ $V_i=25mVrms$			30	pF
$C_i(W)$	Input capacitance, write control input				35	pF
$C_i(RAS)$	Input capacitance, RAS Input				23	pF
$C_i(CAS)$	Input capacitance, CAS Input				23	pF
$C_{i/o}$	Input/Output capacitance, data ports				27	pF

SWITCHING CHARACTERISTICS ( $T_a=0 \sim 70^\circ C$ ,  $V_{cc} = 5V \pm 10\%$ ,  $V_{ss}=0V$ , unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
$t_{CAC}$	Access time from CAS (Note 7,8)		13		15		20	ns	
$t_{TRAC}$	Access time from RAS (Note 7,9)		50		60		70	ns	
$t_{AA}$	Column address access time (Note 7,10)		25		30		35	ns	
$t_{TCPA}$	Access time from CAS precharge (Note 7,11)		30		35		40	ns	
$t_{TOHC}$	Output hold time from CAS	5		5		5		ns	
$t_{TOHR}$	Output hold time from RAS (Note 13)	5		5		5		ns	
$t_{TCLZ}$	Output low impedance time from CAS low (Note 7)	5		5		5		ns	
$t_{TWEZ}$	Output disable time after WE high (Note 12)		13		15		20	ns	
$t_{TOFF}$	Output disable time after CAS high (Note 12,13)		13		15		20	ns	
$t_{TREZ}$	Output disable time after RAS high (Note 12,13)		13		15		20	ns	

Note 6: An initial pause of  $500 \mu s$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to  $V_{OH}=2.4V(I_{OH}=5mA) / V_{OL}=0.4V(I_{OL}=-4.2mA)$  load  $100pF$ .

The reference levels for measuring of output signal are  $2.0V(V_{OH})$  and  $0.8V(V_{OL})$ .

8: Assumes that  $t_{ACO} \geq t_{ACD(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$  and  $t_{CP} \geq t_{CP(max)}$ .

9: Assumes that  $t_{ACO} \leq t_{ACD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{ACO}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{ACO}$  exceeds the value shown.

10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

12:  $t_{WEZ(max)}, t_{OFF(max)}$  and  $t_{REZ(max)}$  defines the time at which the output achieves the high impedance state (  $I_{out} \leq 1 \pm 10 \mu A$  ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

13: Output is disabled after both RAS and CAS go to high.

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Refresh, and Hyper-Page Mode Cycles)  
(Ta=0 ~70°C, Vcc = 5V ±10%, Vss=0V, unless otherwise noted See notes 14,15)

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		32		32		32	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note16)	18	32	20	38	20	42	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	8		10		13		ns	
tRAD	Column address delay time from RAS low (Note17)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note18)	0	10	0	13	0	13	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	8		10		10		ns	
tDZC	Delay time, data to CAS low (Note19)	0		0		0		ns	
tRDD	Delay time, RAS high to data (Note20)	13		15		20		ns	
tCDD	Delay time, CAS high to data (Note20)	13		15		20		ns	
tT	Transition time (Note21)	1	50	1	50	1	50	ns	

Note 14: The timing requirements are assumed tT=2ns.

15: ViH(min) and ViL(max) are reference levels for measuring timing of input signals.

16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

18: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

19: Either tDZC or tDZD must be satisfied.

20: Either tRDD or tCDD or tDZD must be satisfied.

21: tT is measured between ViH(min) and ViL(max).

## Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSR	RAS hold time after CAS low	13		15		20		ns	
tRCS	Read Setup time before CAS low	0		0		0		ns	
tRCH	Read hold time after CAS high (Note 22)	0		0		0		ns	
tRRH	Read hold time after RAS high (Note 22)	0		0		0		ns	
tRAL	Column address to RAS hold time	25		30		35		ns	
tCAL	Column address to CAS hold time	13		18		23		ns	

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

## Write Cycle (Early Write)

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tWCS	Write setup time before CAS low	0		0		0		ns	
tWCH	Write hold time after CAS low	8		10		13		ns	
tCWL	CAS hold time after W low	8		10		13		ns	
tRWL	RAS hold time after W low	8		10		13		ns	
tWP	Write pulse width	8		10		13		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		13		ns	

## Hyper page Mode Cycle (Read, Early Write, Read-Write, Read Write Mix Cycle, Hi-Z control by W) (Note 25)

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
tHPC	Hyper page mode read/write cycle time	20		25		30		ns	
tHPRWC	Hyper Page Mode read write / read modify write cycle time	57		66		79		ns	
tRAS	RAS low pulse width for read write cycle (Note24)	65	100000	77	100000	92	100000	ns	
tCP	CAS high pulse width (Note25)	8	13	10	16	13	16	ns	
tCPRH	RAS hold time after CAS precharge	28		33		38		ns	
tCPWD	Delay time, CAS precharge to W low	43		50		60		ns	
tCHOL	Hold time to maintain the data HI-Z until CAS access	7		7		7		ns	
tWPE	W Pulse Width (Hi-Z control)	7		7		7		ns	
tHCWD	Delay time, CAS low to W low after read	28		32		42		ns	
tHAWD	Delay time, Address to W low after read	40		47		57		ns	
tHPWD	Delay time, CAS precharge to W low after read	43		50		60		ns	

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

24: tRAS(min) is specified as two cycles of CAS input are performed.


25: tCP(max) is specified as a reference point only.

## CAS before RAS Refresh Cycle (Note 27)

Symbol	Parameter	Limits						Unit	
		MH2M325C -5		MH2M325C -6		MH2M325C -7			
		Min	Max	Min	Max	Min	Max		
tCSA	CAS setup time before RAS low	5		5		5		ns	
tCHR	CAS hold time after RAS low	10		10		15		ns	

Note 26: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**Timing Diagrams (Note 29)**  
**Read Cycle**



Note 29



Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$



Indicates the invalid output.




MITSUBISHI  
ELECTRIC

(7 / 15)

**MH2M325CZJ/CNZJ-5,-6,-7**

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM


**Early Write Cycle**
**MITSUBISHI**  
**ELECTRIC**

(8 / 15)

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM


## Hyper Page Mode Read Cycle



MITSUBISHI  
ELECTRIC


**MH2M325CZJ/CNZJ-5,-6,-7**

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

**Hyper Page Mode Early Write Cycle**


**MH2M325CZJ/CNZJ-5,-6,-7**


HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

**Hyper Page Mode Read Cycle ( Hi-Z control by  $\overline{W}$  )**

**MH2M325CZJ/CNZJ-5,-6,-7**

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM


**RAS-only Refresh Cycle**

**CAS before RAS Refresh Cycle**

## MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT (2097152-WORD BY 32-BIT) DYNAMIC RAM

## Hidden Refresh Cycle (Read) (Note 28)



Note 28: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown above.

# MH2M325CZJ/CNZJ-5,-6,-7

HYPER PAGE MODE 67108864-BIT ( 2097152-WORD BY 32-BIT ) DYNAMIC RAM

## 72pin DRAM Module Outline

