

# 40P201- NV40 HIGH END BOARD

NV 40 E201\_A00 - NV40 Flipchip BGA, 4 x 64MB DDR3 (8 x 8Mx32 = 256MB)  
Internal TMDS (dual link) and External TMDS (dual link), Internal TVout,  
TV Capture (7114 or 7108), and scalability connector

## Table of Contents:

1. Table of Contents .. this page
2. AGP 8X Interface
3. Memory: FB\_A & FB\_B Partitions
4. Memory: FB\_A - Bank0
5. Memory: FB\_B - Bank0
6. Memory: FB\_C & FB\_D Partitions
7. Memory: FB\_C - Bank0
8. Memory: FB\_D - Bank0
9. Memory Signal Constraints, FB Cal, Vref
10. External Clock Generators
11. BIOS, Strappings, PLL Filters
12. DAC\_A, DAC\_B, PLL and SYNCbuffer
13. DVO A & B Interface
14. DACA Filter and VGA connector
15. DACB VGA/TV Switch, misc GPU connections
16. DACB Filter and VGA connector
17. DVI Connectors South and Mid, Internal TMDS
18. DUAL TMDS External with Silicon Image
19. Video Capture (SAA7114)
20. Video In/Out Connector External/Internal (MiniDin)  
Video In Connector Internal, STEREO
21. GNDs, Thermal GNDs, FBVDDQ and FBVTT decou caps
22. 3.3V and NVVDD decou caps
23. GPIOs, NVVDD VID, Thermal and FAN Control
24. External Power Connection and Detection
25. Power Supply I: A3V3, TMDS POWER
26. Power Supply III: FBVDD, FBVDDQ, & FBVTT
27. Power Supply IV: NVVDD
28. Mechanical

SKU	VARIANT	NVPN	ASSEMBLY
8	BASE	600-10201-base-sch	BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO STUFF ASSEMBLY NOTES AND BOM NOT FINAL
1	000	600-10201-0000-000	NV40-U, 500N/700M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCIID:0x040
2	001	600-10201-0001-000	NV40, 400N/600M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCIID:0x041
3	002	600-10201-0002-000	NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCIID:0x041
4	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
5	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
6	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
7	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
8	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
9	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
10	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
11	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
12	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
13	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
14	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>
15	<UNDEFINED>	<UNDEFINED>	<UNDEFINED>



[illegible]

		NET	SPACING	LINE WID.
(PIN)		PC1A0<31..0>	20MIL	
(PIN)		PC1CB00	20MIL	
(PIN)		PC1CB01	20MIL	
(PIN)		PC1CB02	20MIL	
(PIN)		PC1CB03	20MIL	
(PIN)		PC1CLK	20MIL	
(PIN)		PC1RST*	10MIL	
(PIN)		PC1REQ	10MIL	
(PIN)		PC1GNT	10MIL	
(PIN)		PC1FRAME	10MIL	
(PIN)		PC1RDY	10MIL	
(PIN)		PC1TRDY	10MIL	
(PIN)		PC1DRYSEL	10MIL	
(PIN)		PC1STOP	10MIL	
(PIN)		PC1PAR	10MIL	
(PIN)		PC1INTA	10MIL	
(PIN)		PC1INTB	10MIL	
(PIN)		AGP8BF	10MIL	
(PIN)		AGP8BF	10MIL	
(PIN)		AGPDB1_B1	20MIL	
(PIN)		AGPDB1_L0	20MIL	
(PIN)		AGPST0	20MIL	
(PIN)		AGPST1	20MIL	
(PIN)		AGPST2	20MIL	
(PIN)		AGPADSTB0	25MIL	
(PIN)		AGPADSTB0	25MIL	
(PIN)		AGPADSTB1	25MIL	
(PIN)		AGPADSTB1	25MIL	
(PIN)		AGPSB0TB0	25MIL	
(PIN)		AGPSB0TB1	25MIL	
(PIN)		AGPSBA<7..0>	20MIL	
(PIN)		AGPVREFC0	10MIL	12MIL
(PIN)		AGPVREFC1	10MIL	12MIL
(PIN)		AGPVREFC2	12MIL	12MIL
(PIN)		AGPMBDET	10MIL	5MIL
(PIN)		AGPSTOP	10MIL	12MIL
(PIN)		AGPCALPU_GND		12MIL
(PIN)		AGPCALPB_VDDQ		12MIL
(PIN)		AGP_PLL_AVD0	3..3V	12MIL
(PIN)		AGP_PLL_VD0	3..3V	12MIL
<div> <div> <div>VOLTAGE</div> <div>LINE WIDTH</div> </div> <div> <div> AGPVDQDQ 3V3 5V 12V GND </div> <div> <div> 3V 3V 5V 12V 0V </div> <div> <div> 12MIL 12MIL 12MIL 12V 12MIL </div> <div> <div> AGPVDQDQ 3V3 5V 12V </div> <div> <div> </div> <div> GND </div> </div> </div> </div> </div> </div></div>				




SANTA CLARA, CA 95050, USA


ID	design	PAGE	2 OF 28
----	--------	------	---------

	H
--	---


# 3.Memory - FB\_A & FB\_B Partitions



#### 4. Memory Part. A



## 5. Memory Part. B



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY




NV_PN	600-10201-0002-000
-------	--------------------


ID	design	PAGE	5 OF 20
NAME	Hunter	DATE	11-FEB-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


## 6. Memory - FBC & FBD Partitions



## 7. Memory Part. C



## 8. Memory Part. D



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN	600-10201-0002-000
-------	--------------------

ID	design	PAGE	8 OF 28
----	--------	------	---------

NAME	Hunter	DATE	11-FEB-2004
------	--------	------	-------------

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




9. Memory NET SPACING RULES, FB CAL & VREF

Memory FBA FBB

NET Name		Diffpair	Spacing
4< 3>	BT FB_A0_CLK0	FBA0CLK0	80_OHM_DIFF
4< 3>	BT FB_A0_CLK0*	FBA0CLK0	80_OHM_DIFF
4< 3>	BT FB_A1_CLK0	FBA1CLK0	80_OHM_DIFF
4< 3>	BT FB_A1_CLK0*	FBA1CLK0	80_OHM_DIFF
5< 3>	BT FB_B0_CLK0	FBB0CLK0	80_OHM_DIFF
5< 3>	BT FB_B0_CLK0*	FBB0CLK0	80_OHM_DIFF
5< 3>	BT FB_B1_CLK0	FBB1CLK0	80_OHM_DIFF
5< 3>	BT FB_B1_CLK0*	FBB1CLK0	80_OHM_DIFF
10< 3>	BT FB_A_REFCLK	FBAREFCLK	100_ohm_diff
10< 3>	BT FB_A_REFCLK*	FBAREFCLK	100_ohm_diff
10< 3>	BT FB_B_REFCLK	FBBREFCLK	100_ohm_diff
10< 3>	BT FB_B_REFCLK*	FBBREFCLK	100_ohm_diff
4< 3>	BT FB_A_DQ<63..0>		10MIL
5< 3>	BT FB_B_DQ<63..0>		10MIL
4< 3>	BT FB_A_DQM<7..0>		10MIL
4< 3>	BT FB_A_DQS_8K<7..0>		10MIL
4< 3>	BT FB_A_DQS_16K<7..0>		10MIL
5< 3>	BT FB_B_DQM<7..0>		10MIL
5< 3>	BT FB_B_DQS_8K<7..0>		10MIL
5< 3>	BT FB_B_DQS_16K<7..0>		10MIL
4< 3>	BT FB_A_CMD<19..0>		15MIL
4< 3>	BT FB_A1_CMD<19..0>		15MIL
4< 3>	BT FB_B0_CMD<19..0>		15MIL
4< 3>	BT FB_B1_CMD<19..0>		15MIL
4< 3>	BT FB_A0_RESET		10MIL
4< 3>	BT FB_A1_RESET		10MIL
5< 3>	BT FB_B0_RESET		10MIL
5< 3>	BT FB_B1_RESET		10MIL

Memory FBC FBD

NET Name		Diffpair	Spacing
7< 6>	BT FB_C0_CLK0	FBC0CLK0	80_OHM_DIFF
7< 6>	BT FB_C0_CLK0*	FBC0CLK0	80_OHM_DIFF
7< 6>	BT FB_C1_CLK0	FBC1CLK0	80_OHM_DIFF
7< 6>	BT FB_C1_CLK0*	FBC1CLK0	80_OHM_DIFF
8< 6>	BT FB_D0_CLK0	FBD0CLK0	80_OHM_DIFF
8< 6>	BT FB_D0_CLK0*	FBD0CLK0	80_OHM_DIFF
8< 6>	BT FB_D1_CLK0	FBD1CLK0	80_OHM_DIFF
8< 6>	BT FB_D1_CLK0*	FBD1CLK0	80_OHM_DIFF
10< 6>	BT FB_C_REFCLK	FBCREFCLK	100_ohm_diff
10< 6>	BT FB_C_REFCLK*	FBCREFCLK	100_ohm_diff
10< 6>	BT FB_D_REFCLK	FBDREFCLK	100_ohm_diff
10< 6>	BT FB_D_REFCLK*	FBDREFCLK	100_ohm_diff
7< 6>	BT FB_C_DQ<63..0>		10MIL
8< 6>	BT FB_D_DQ<63..0>		10MIL
7< 6>	BT FB_C_DQM<7..0>		10MIL
7< 6>	BT FB_C_DQS_8K<7..0>		10MIL
7< 6>	BT FB_C_DQS_16K<7..0>		10MIL
8< 6>	BT FB_D_DQM<7..0>		10MIL
8< 6>	BT FB_D_DQS_8K<7..0>		10MIL
8< 6>	BT FB_D_DQS_16K<7..0>		10MIL
7< 6>	BT FB_C0_CMD<19..0>		15MIL
7< 6>	BT FB_C1_CMD<19..0>		15MIL
7< 6>	BT FB_D0_CMD<19..0>		15MIL
7< 6>	BT FB_D1_CMD<19..0>		15MIL
7< 6>	BT FB_C0_RESET		10MIL
7< 6>	BT FB_C1_RESET		10MIL
8< 6>	BT FB_D0_RESET		10MIL
8< 6>	BT FB_D1_RESET		10MIL



DEFAULT BASE SCHEMATICS ARE SETUP FOR DDR3

NET Name		MIN_LINE_WIDTH	VOLTAGE
3< 3>	BT FB_A_AVDD	12MIL	3.3V
3< 3>	BT FB_A_PLLVDD	12MIL	3.3V
3< 3>	BT FB_B_AVDD	12MIL	3.3V
3< 3>	BT FB_B_PLLVDD	12MIL	3.3V
4< 3>	BT FB_A0_ZQ	12MIL	0.9V
4< 3>	BT FB_A1_ZQ	12MIL	0.9V
5< 3>	BT FB_B0_ZQ	12MIL	0.9V
5< 3>	BT FB_B1_ZQ	12MIL	0.9V
4< 3>	BT FB_A0_VREF1	12MIL	0.9V
4< 3>	BT FB_A0_VREF2	12MIL	0.9V
4< 3>	BT FB_A1_VREF1	12MIL	0.9V
4< 3>	BT FB_A1_VREF2	12MIL	0.9V
5< 3>	BT FB_B0_VREF1	12MIL	0.9V
5< 3>	BT FB_B0_VREF2	12MIL	0.9V
5< 3>	BT FB_B1_VREF1	12MIL	0.9V
5< 3>	BT FB_B1_VREF2	12MIL	0.9V

NET Name		MIN_LINE_WIDTH	VOLTAGE
6< 6>	BT FB_C_AVDD	12MIL	3.3V
6< 6>	BT FB_C_PLLVDD	12MIL	3.3V
6< 6>	BT FB_D_AVDD	12MIL	3.3V
6< 6>	BT FB_D_PLLVDD	12MIL	3.3V
7< 6>	BT FB_C0_ZQ	12MIL	0.9V
7< 6>	BT FB_C1_ZQ	12MIL	0.9V
8< 6>	BT FB_D0_ZQ	12MIL	0.9V
8< 6>	BT FB_D1_ZQ	12MIL	0.9V
7< 6>	BT FB_C0_VREF1	12MIL	0.9V
7< 6>	BT FB_C0_VREF2	12MIL	0.9V
7< 6>	BT FB_C1_VREF1	12MIL	0.9V
7< 6>	BT FB_C1_VREF2	12MIL	0.9V
8< 6>	BT FB_D0_VREF1	12MIL	0.9V
8< 6>	BT FB_D0_VREF2	12MIL	0.9V
8< 6>	BT FB_D1_VREF1	12MIL	0.9V
8< 6>	BT FB_D1_VREF2	12MIL	0.9V

NET Name		Spacing
BT	FB_CAL0_PD_VDDQ	20MIL_G26_30MIL
BT	FB_CAL0_PU_GND	20MIL_G26_30MIL
BT	FB_CAL0_TERM_GND	20MIL_G26_30MIL
BT	FB_CAL1_PD_VDDQ	20MIL_G26_30MIL
BT	FB_CAL1_PU_GND	20MIL_G26_30MIL
BT	FB_CAL1_TERM_GND	20MIL_G26_30MIL

NET Name		MIN_LINE_WIDTH	VOLTAGE
BT	FB_VREF1	12MIL	3.3V
BT	FB_VREF2	12MIL	3.3V


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

10. EXTERNAL FBIO REFCLK


NET RULES

NET	SPACING	LINE WIDTH
ICS_XTAL1	18MIL	10MIL
ICS_XTAL2	18MIL	10MIL
VOLTAGE		
ICS_VCC	3.3	10MIL
ICS_VCC0	3.3	10MIL
ICS_VCCA	3.3	10MIL
CY_VDD	3.3	10MIL

EXTERNAL REFCLOCK GENERATOR FOR FBIO ICS SOLUTION.



EXTERNAL REFCLOCK GENERATOR FOR FBIO CYPRESS SOLUTION.



NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA





NV\_PN 600-10201-0002-000

ID	design	PAGE	10 OF 28
NAME	Hunter	DATE	11-FEB-2004


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## 11. BIOS, Straps, JTAG, PLL Filters


Assembly: BIOS



## BIOS (serial)





## PLL FILTERS



Place near bead input of:  
DISP\_PLL and NV\_PLL.

Place near bead input of:  
DISP\_PLL and NV\_PLL.

## DACA



ASSY=DAC\_SYNC\_BUFFER

5V

C1219  
100UF  
25V  
10%  
X7R  
0603  
COMMON

DACA\_HSYNC

14

U510  
74ACT08  
3  
74ACT\_S0  
COMMON

14B

R819  
0402  
51

33  
COMMON

DACA\_HSYNC\_BUF

14<

5V

DACA\_VSYNC

14

U510  
74ACT08  
6  
74ACT\_S0  
COMMON

14B

R818  
0402  
51

33  
COMMON

DACA\_VSYNC\_BUF

14<

5V

DACB\_HSYNC

14

U510  
74ACT08  
11  
74ACT\_S0  
COMMON

14B

R854  
0402  
51

33  
COMMON

DACB\_HSYNC\_BUF

16<

5V

DACB\_VSYNC

14

U510  
74ACT08  
8  
74ACT\_S0  
COMMON

14B

R853  
0402  
51

33  
COMMON

DACB\_VSYNC\_BUF

16<

The schematic diagram illustrates the internal circuitry of the DACB\_SWITCH component. It features a series of capacitors (C1050, C1011, C992, C955) and resistors (R692, R691, R700, R699) connected to the DACB\_VDD, DACB\_VREF, and DACB\_RSET signals. The circuit also includes a TV\_RESET\_SEL signal and a 1G1D1S signal. The component is connected to the DACB\_VDD, DACB\_VREF, DACB\_RSET, DAC\_B\_SYNC, DAC\_B\_SWAPRDY, DAC\_B\_RED, DAC\_B\_GREEN, DAC\_B\_BLUE, and DAC\_B\_IDUMP signals. The component is labeled 10/26 DAC\_B.

15> IN

XTALSSIN

R82  
10K  
5%  
0402  
COMMON

GND

ASSY=NV40\_XTAL

U10  
NV40-A1  
8GA1309  
COMMON

15/26 XTAL

AK2  
XTAL\_SS\_IN

AL2  
XTAL\_IN

XTAL\_OUT\_BUFF

XTAL\_OUT

AL1

XTALOUTBUFF

XTALIN

XTAL 4PIN  
V2 27 MHZ  
H10SSMD 10 PPM 8SC  
COMMON

C93  
18PF  
50V  
5%  
NPO  
0402  
COMMON

GND

XTALOUT



C95  
18PF  
50V  
5%  
NPO  
0402  
COMMON

GND

R76  
330  
5%  
0402  
COMMON

GND


	NET	SPACING	LINE WIDTH
10	XTALIN	15MIL	5MIL
10	XTALOUT	15MIL	5MIL
10	DACB_VDD		16MIL
10	DACB_RSET		16MIL
10	DACB_VREF		16MIL
10	DACA_VDD		16MIL
10	DACA_RSET		16MIL
10	DACA_VREF		16MIL

			
NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA			
NV_PN    600-10201-0002-000			
ID	design	PAGE	12 of 28
NAME	hunter	DATE	11-FEB-2004

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## 13. DV0/VIP Interface


NET RULES		
NET	LINE WIDTH	SPACING
1N DVO_A_CALPD_VDD0	12MIL	20MIL
1N DVO_A_CALPU_GND	12MIL	20MIL
1N DVO_A_VDD0	16MIL	
1N DVO_B_CALPD_VDD0	12MIL	20MIL
1N DVO_B_CALPU_GND	12MIL	20MIL
1N DVO_B_VDD0	16MIL	
1N DVO_A_D=23..0p		10MIL
1N DVO_A_CLKOUT		15MIL
1N DVO_A_CLKOUT*		15MIL
1N DVO_B_D=23..12p		10MIL



14. DACA RGB filters, VGA connector Output (south)

DACA RGB-FILTER

DACA VGA connector



NET RULES				
NET	LINE W.	IMPEDANCE	SPACING	
14< 12>	DACA_RED	ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL	
14< 12>	DACA_GREEN	ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL	
14< 12>	DACA_BLUE	ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL	
14< 12>	DACA_R_F	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	
14< 12>	DACA_G_F	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	
14< 12>	DACA_B_F	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	
17< 14>	DACA_RED_C	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	
17< 14>	DACA_GREEN_C	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	
17< 14>	DACA_BLUE_C	4MIL ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL	

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY

NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCITD:0x041

PAGE DETAIL

DACA Filter and VGA connector

NV_PN	600-10201-0002-000		
ID	design	PAGE	14 of 28
NAME	Hunter	DATE	11-FEB-2004


## Quickswitch for DACB



16. DACB RGB filters, VGA connector (north)

DACB RGB-FILTER

DACB VGA connector



NET RULES			
NET	LINE W.	IMPEDANCE	SPACING
15< 12> IN DACB_RED		ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL
15< 12> IN DACB_GREEN		ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL
15< 12> IN DACB_BLUE		ALL:ALL:37.5 OHM:2 %	20MIL_G2G_30MIL
16< 15> IN DACB_RED_SW	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
16< 15> IN DACB_GREEN_SW	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
16< 15> IN DACB_BLUE_SW	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
16< 15> IN DACB_R_F	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
16< 15> IN DACB_G_F	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
16< 15> IN DACB_B_F	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
17< 16> IN DACB_RED_C	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
17< 16> IN DACB_GREEN_C	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL
17< 16> IN DACB_BLUE_C	4MIL	ALL:ALL:75 OHM:50 %	20MIL_G2G_30MIL

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY	NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCIID:0x041		
PAGE DETAIL	DACB Filter and VGA connector		
NV_PN	600-10201-0002-000		
ID	design	PAGE	16 of 28
NAME	Hunter	DATE	11-FEB-2004



[illegible]

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) circuitry. Key components include:

- Power Supply:** Internal PLL and I/O power planes with decoupling capacitors (C1054-C1045, C1067-C1025, C1066, C996).
- Signal Traces:** Differential pairs for A and B links, including netlists and spacing rules.
- Termination:** Modified AC termination network for DVI A (south) DAC A, and pull-downs for stable state.
- Connectors:** J4 DVI-I and J5 DVI-I connectors with detailed pinout information.

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PC110:0x041  
PAGE DETAIL DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) connections for the NV40 GPU. It is divided into several main sections:

- Power Supply Section:** Shows the internal PLLVDD, IOVDD, and TXVDD power planes. Key components include capacitors C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, C1048, and C1045.
- DVI A (south) DAC A, EXTERNAL DUAL TMDS:** This section details the connection to the J5 DVI-I connector. It includes a "MODIFIED AC TERMINATION" network with capacitors C39 through C43 and resistors R42 through R47. Signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC) are shown.
- DVI B (mid) DAC B INTERNAL DUAL TMDS:** This section details the connection to the J4 DVI-I connector. It includes a similar termination network and signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC).

Key notes and labels include:

- "See page 23 for power supply."
- "LINK A PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "LINK B PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "Place 2 caps by each ball."
- "PullDown for stable state"
- "Place near connector"


NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVDD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY: NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PC110:0x041  
PAGE DETAIL: DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DATE: 11-FEB-2004

[illegible]

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) circuitry for the NV40 GPU. Key components include:


- Power Supply Sections:**
  - Internal PLLVDD:** Includes capacitors C1066, C1067, C1035, C988, and resistor R704.
  - Internal IOVDD:** Includes capacitors C1060, C1017, C1025, C1002, and C996.
  - TXVDD:** Includes capacitors C1054, C1044, C1047, C1049, and resistors R717, R716, R713, R712, R721, R720, R711, R710.
- Termination and Signal Path:**
  - DVI A (south) DAC A, EXTERNAL DUAL TMDS:** Features modified AC termination with capacitors C39 through C35 and resistors R42 through R47.
  - DVI B (mid) DAC B INTERNAL DUAL TMDS:** Shows internal termination and signal routing for DAC B.
- Net List and Line Width/Voltage Table:**

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

**NVIDIA CORPORATION**  
 2701 SAN TOMAS EXPRESSWAY  
 SANTA CLARA, CA 95050, USA

**ASSEMBLY** NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCII0:0x041  
**PAGE DETAIL** DUAL LINK Internal TMDS, DVI Connectors

**ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.**



**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) connections for the NV40 GPU. It is divided into several main sections:

- Power Supply Section:** Shows the internal PLLVDD, IOVDD, and TXVDD power planes. Key components include capacitors C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, C1048, and C1045.
- DVI A (south) DAC A, EXTERNAL DUAL TMDS:** This section details the connection to the J5 DVI-I connector. It includes a "MODIFIED AC TERMINATION" network with capacitors C39 through C43 and resistors R42 through R47. Signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC) are shown.
- DVI B (mid) DAC B INTERNAL DUAL TMDS:** This section details the connection to the J4 DVI-I connector. It includes a similar termination network and signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC).

Key notes and labels include:

- "See page 23 for power supply."
- "LINK A PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "LINK B PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "Place 2 caps by each ball."
- "PullDown for stable state"
- "Place near connector"
- "Place close to connector"

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVDD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY: NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCII0:0x041  
PAGE DETAIL: DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DATE: 11-FEB-2004

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) connections for the NV40 GPU. It is divided into several main sections:

- Power Supply Section:** Shows the internal PLLVDD, IOVDD, and TXVDD power planes. Key components include capacitors C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, C1048, and C1045.
- DVI A (south) DAC A, EXTERNAL DUAL TMDS:** This section details the connection to the J5 DVI-I connector. It includes a "MODIFIED AC TERMINATION" network with capacitors C39 through C43 and resistors R42 through R47. Signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC) are shown.
- DVI B (mid) DAC B INTERNAL DUAL TMDS:** This section details the connection to the J4 DVI-I connector. It includes a similar termination network and signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, TX2+, TX2-, SHLD24, SHLD13, SHLD05, TX3+, TX3-, TX4+, TX4-, TX5+, TX5-, DDCC, VDDC, GND, SHLDC, TXC+, VSNC, RGB\_GND, HSYNC).

Key notes and labels include:

- "See page 23 for power supply."
- "LINK A PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "LINK B PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU"
- "Place 2 caps by each ball."
- "PullDown for stable state"
- "Place near connector"
- "Place close to connector"

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVDD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY: NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCII0:0x041  
PAGE DETAIL: DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DATE: 11-FEB-2004

[illegible][illegible][illegible]

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) connections for the NV40 GPU. It is divided into several main sections:

- Power Supply Section:** Shows the internal PLLVDD, IOVDD, and TXVDD power planes. Key components include capacitors C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, C1048, and C1045.
- DVI A (south) DAC A, EXTERNAL DUAL TMDS:** This section details the connection to the J5 DVI-I connector. It includes a "MODIFIED AC TERMINATION" network with capacitors C39 through C43 and resistors R42 through R47. Signal traces for TXD0 through TXD6, TXC, and various control signals (TX0+, TX0-, TX1+, TX1-, etc.) are shown.
- DVI B (mid) DAC B INTERNAL DUAL TMDS:** This section details the connection to the J4 DVI-I connector. It includes a similar termination network and signal traces for TXD0 through TXD6, TXC, and various control signals.

Key components and labels include:

- Capacitors:** C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, C1060, C1017, C1025, C1002, C996, C39, C41, C42, C43, C35, C2, C6, C1, C5A, C4.
- Resistors:** R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, R42, R43, R44, R45, R46, R47, R39, R38, R37, R36, R35, R34, R33, R32, R31, R30, R29, R28, R27, R26, R25, R24, R23, R22, R21, R20, R19, R18, R17, R16, R15, R14, R13, R12, R11, R10, R9, R8, R7, R6, R5, R4, R3, R2, R1, R0.
- Connectors:** J4 DVI-I, J5 DVI-I.
- Labels:** ASSY=TMDS\_INT\_PU\_A, ASSY=TMDS\_INT\_PU\_B, ASSY=DACA\_DVI, ASSY=DACB\_DVI, ASSY=TMDS\_INT\_CLK\_SERIES\_B, ASSY=TMDS\_INT\_CLK\_SERIES\_R, ASSY=TMDS\_INT\_TERM\_POWER, ASSY=TMDS\_INT\_TERM\_CAP.

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
IFPABIOVDD	12 MIL	3.3V
TMDS_INT_PLLVD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

NVIDIA CORPORATION  
2701 SAN TOMAS EXPRESSWAY  
SANTA CLARA, CA 95050, USA

ASSEMBLY: NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PC110:0x041  
PAGE DETAIL: DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DATE: 11-FEB-2004

[illegible]

**17. Internal and External TMDS (dual link X2)**

The schematic illustrates the internal and external TMDS (dual link X2) connections for the NV40 GPU. It is divided into several main sections:

- Power Supply Section:** Shows the internal PLLVDD, IOVDD, and TXVDD power planes. Key components include capacitors C1066, C1067, C1035, C988, C1054, C1044, C1047, C1049, R717, R716, R713, R712, R721, R720, R711, R710, R723, R722, R715, R714, R719, R718, C1048, and C1045.
- DVI A (south) DAC A, EXTERNAL DUAL TMDS:** This section details the connection to the J5 DVI-I connector. It includes a "MODIFIED AC TERMINATION" network with capacitors C39 through C43 and resistors R42 through R47. Signal traces for TXD0 through TXD6, TXC, and various control signals (SDA, SCL, VSYNC, HSYNC, RGB, RED, GREEN, BLUE) are shown.
- DVI B (mid) DAC B INTERNAL DUAL TMDS:** This section details the connection to the J4 DVI-I connector. It includes a similar termination network and signal traces for TXD0 through TXD6, TXC, and various control signals.



**NVIDIA CORPORATION**  
 2701 SAN TOMAS EXPRESSWAY  
 SANTA CLARA, CA 95050, USA

NET	LINE WIDTH	VOLTAGE
IFPABVREF	12 MIL	3.3V
IFPABPLLVD	12 MIL	3.3V
IFPAIOVDD	12 MIL	3.3V
IFPBIOVDD	12 MIL	3.3V
TMDS_INT_PLLVD	12 MIL	3.3V
TMDS_INT_IOVDD	12 MIL	3.3V
TMDS_BACK	12 MIL	3.3V
TMDS_BACK_1	12 MIL	3.3V
TMDS_BACK_2	12 MIL	3.3V
TMDS_BACK_3	12 MIL	3.3V
TMDS_BACK_4	12 MIL	3.3V

**ASSEMBLY** NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCII0:0x041  
**PAGE DETAIL** DUAL LINK Internal TMDS, DVI Connectors

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

## LINE WIDTH




19. Video Capture

NET RULES

NET	SPACING	LINE WIDTH	VOLTAGE
7114_VDDA		12 MIL	3.3V
7114_VBDE		12 MIL	3.3V
7114_VDDX		12 MIL	3.3V
7114_Xout	20MIL		
7114_Xin	20MIL		


ASSY: 7114\_COMMON

VIDEO CAPTURE



20. S-Video Out, CVBS Out, CVBS/S-Video in, MINIDIN

PCI TUNER / INTERNAL VIDEO NOTES:  
1X5 header can be used if only internal video is required.  
1X12 header will be populated for both PCI tuner and internal video.




Assembly: DIN  
DIN for tv out OR vivo OR stereo  
DIN\_TV\_VIVO for tv out/vivo  
DIN\_VIVO for vivo  
DIN\_STEREO for stereo on DIN only  
DIN\_VIVO\_STEREO for VIVO/ (stereo on DIN only)  
DIN\_VIDEO\_IN\_HVR for vivo header  
DIN\_STEREO\_HVR for stereo on header only  
DIN\_STEREO\_BUFF for stereo din/header


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10201-0002-000		
ID	design	PAGE	20 OF 28
NAME	Hunter	DATE	11-FEB-2004

## 21. FBVTT AND FBVDDQ DECOUPLING, AND Misc...



22. VDD AND NVVDD DECOUPLING



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCITD:0x041
PAGE DETAIL	3V3, NVVDD DECOUP

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA







NV\_PN 600-10201-0002-000

ID	design	PAGE	22 OF 28
NAME	Hunter	DATE	11-FEB-2004

23. GPIO's, NVVDD Control, Fan & Thermal Control

NET RULES			
NET	SPACING	LINE WIDTH	
THERMDA	10MIL	10MIL	
THERMDC	10MIL	10MIL	
FAN_PWM	20MIL	12MIL	
FAN_PWM_B	20MIL	12MIL	
FAN_PWM_C	20MIL	12MIL	



NVVDD Voltage Select

NVVDD = 0.8V-1.55V (60A)

Regulator: VT1103

Control via NV_GPIOs NV_VSEL[2..0] :	
VID	NVVDD
4 3 2 1	Vout
1 1 1 1	0.80V
1 1 1 0	0.85V
1 1 0 1	0.90V
1 1 0 0	0.95V
1 0 1 1	1.00V
1 0 1 0	1.05V
1 0 0 1	1.10V
1 0 0 0	1.15V
0 1 1 1	1.20V
0 1 1 0	1.25V
0 1 0 1	1.30V
0 1 0 0	1.35V
0 0 1 1	1.40V
0 0 1 0	1.45V
0 0 0 1	1.50V
0 0 0 0	1.55V

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

ASSEMBLY	NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCITD:0x041
PAGE DETAIL	GPIOs, NVVDD VID, TEMP and FAN Control

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10201-0002-000		
ID	design	PAGE	23 OF 28
NAME	Hunter	DATE	11-FEB-2004


24. EXT POWER CONNECTION AND DETECTION

NET RULES


NET	LINE WIDTH	VOLTAGE
DDC_5V	12 MIL	5V
5V_FUSED	12 MIL	5V
BUZZER	5 MIL	5V

EXTERNAL POWER CONNECTORS, AUDIO ALERT


NOTES:  
BOARD SUPPORTS MAX PERF IF BOTH HDD ARE PRESENT.  
BOARD SUPPORTS NOMINAL PERF IF ONLY PRIMARY HDD IS PRESENT.  
BUZZER WILL SOUND IF EXTERNAL POWER IS NOT CONNECTED ON BOOT!  
REMOVING PRIMARY EXTERNAL POWER WILL SHUT DOWN BOARD!  
HOT PLUG IS NOT SUPPORTED!  
Shutdown power before (dis)connecting external!



DDC 5V




Power Good





25. Power Supply I: Analog 3V3


Analog Power Supply



$$V_{out} = V_{ref} * (1 + R_{bot}/R_{top})$$
$$3.31V = 1.25V * (1 + 1650/1000)$$


NET	MIN_LINE_WIDTH	VOLTAGE
A3V3	12MIL	3.3V
TMDS_INT_IOVDD	12MIL	3.3V
TMDS_INT_PLLVDD	12MIL	3.3V
A3V3_IN	12MIL	5V
A3V3_ADJ	10MIL	
A3V3_EN12V	10MIL	
A3V3_EN12V*	10MIL	
A3V3_EN	10MIL	
TMDS01_IN	12MIL	5V

TMDS Internal PLL Supply




$$V_{out} = V_{ref} * (1 + R_{top}/R_{bot})$$
$$2.8V = 1.175V * (1 + 1400/1000)$$

TMDS Internal IO Supply




$$V_{out} = V_{ref} * (1 + R_{bot}/R_{top})$$
$$3.31V = 1.25V * (1 + 1650/1000)$$

SHM00 Testpoints TMDS




TMDS power sequencing done by using A3V3\_IN.


## 26. Power Supply III: FBVDDQ/FBVTT




## FBVTT SUPPLY



FBVDDQ SUPPLY



## INPUT FILTERS



## NET RULES

NET	LINE WIDTH	VOLTAGE
B1 FBVDDQ_VX	12 MIL	3.3V
B1 FBVDD_VX	12 MIL	3.3V
FBVDD	12 MIL	1.8V
FBVDDQ	12 MIL	1.8V
FBVTT	10 MIL	0.9V
5V_EXT_1	12 MIL	5V
5V_EXT_2	12 MIL	5V

NET	DIFFPAIR	SPACING	LINE WIDTH
B1 FBVDD_SENSE	FBVDD_SENSE	10MIL	10MIL TRACE
B1 FBVDD_SENSE*	FBVDD_SENSE	10MIL	10MIL TRACE

## FBVDD SUPPLY

$$IMAX = 1.23/RMAX * K$$

$$K=120000 \text{ FOR } 223, 80000 \text{ FOR } 222, 40000 \text{ FOR } 221$$

$$IMAX = 1.23/9.1K * 120000 = 16.2A$$

```
| RSET = (OUTPUT / 1.23) * 43.2K
| OUTPUT = RSET / 43.2k * 1.23
| 1.909V = 66.5k / 43.2k * 1.23
| 2.084V = 73.2k / 43.2k * 1.23
| 2.135V = 75k / 43.2k * 1.23
```

```
RSET = (OUTPUT / 1.23) * 43.2K
OUTPUT = RSET / 43.2k * 1.23
1.909V = 66.5k / 43.2k * 1.23
2.084V = 73.2k / 43.2k * 1.23
2.135V = 75k / 43.2k * 1.23
```

ASSY=FBVDDQ\_PS

ASSEMBLY	ASSEMBLY=NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCITID:0x041
PAGE DETAIL	FBVDD, FBVDDQ, FBVTT POWER SUPPLIES

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA


NV_PN	600-10201-0002-000
-------	--------------------

ID	design	PAGE	26 OF 28
NAME	Hunter	DATE	11-FEB-2004




## 27. Power Supply IV: NVVDD

NVVDD = 0.8V..1.5V (60A)




ASSEMBLY	NV40, 400N/500M, 256MB, DVI-I DUAL, DVI-I DUAL, VIVO, PCIID:0x041
PAGE DETAIL	NVVD POWER SUPPLY

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

NVIDIA CORPORATION			
2701 SAN TOMAS EXPRESSWAY			
SANTA CLARA, CA 95050, USA			
NV_PN	600-10201-0002-000		
ID	<b>design</b>	PAGE	<b>27 OF 28</b>
NAME	<b>Hunter</b>	DATE	11-FEB-2004

28. MECHANICAL



bkt - dual slot    DVI-DVI-MDIN   = 151-10001-0007-000

cooler - ???

