



## Section 13: Electrical Data

### 13.1 MAXIMUM RATINGS

**Table 13-1. Absolute Maximum Ratings**

Ambient temperature	0° C to 70° C
Storage temperature	-40° C to 125° C
DC Supply Voltage	-0.5V to 7.0V
I/O Pin Voltage with respect to VSS	-0.5V to VDD+0.5V

### 13.2 DC SPECIFICATIONS

**Table 13-2. DC Specifications (VDD = 5V ± 5%)**

Symbol	Parameter	Min	Max	Unit
V <sub>IL</sub>	Input Low Voltage		0.8	V
V <sub>IH</sub>	Input High Voltage	2.0		V
V <sub>OL</sub>	Output Low Voltage		V <sub>SS</sub> + 0.4	V
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> - 0.4		V
I <sub>OL1</sub>	Output Low Current	2 (Note 1)		mA
I <sub>OH1</sub>	Output High Current	-1		mA
I <sub>OL2</sub>	Output Low Current	4 (Note 2)		mA
I <sub>OH2</sub>	Output High Current	-2		mA
I <sub>OL3</sub>	Output Low Current	8 (Note 3)		mA
I <sub>OH3</sub>	Output High Current	-4		mA
I <sub>OL4</sub>	Output Low Current	16 (Note 4)		mA
I <sub>OH4</sub>	Output High Current	-8		mA
I <sub>OL5</sub>	Output Low Current	24 (Note 5)		mA
I <sub>OH5</sub>	Output High Current	-12		mA
I <sub>OZ</sub>	Output Tri-state Current		1	μA
C <sub>IN</sub>	Input Capacitance		5	pF
C <sub>OUT</sub>	Output Capacitance		5	pF
I <sub>CC</sub>	Power Supply Current	TBD		mA

**Notes for Table 13-2**

1. IOL1, IOH1 for 86C801 pins  $\overline{\text{DACRD}}$ ,  $\overline{\text{DACWR}}$ , MA[8:0], MB[8:0],  $\overline{\text{ROMCS}}$ , STWR
2. IOL2, IOH2 for 86C801 pins BLANK, CAS[3:0], DBENL,  $\overline{\text{DBENH}}$ , DBDIR, HC[1:0], HSYNC, IRQ, PA[7:0], PD[31:0], SD[15:0], SENS, VSYNC  
  
IOL2, IOH2 for 86C805 pins  $\overline{\text{BLANK}}$ ,  $\overline{\text{CAS}}$ [3:0],  $\overline{\text{DACRD}}$ ,  $\overline{\text{DACWR}}$ ,  $\overline{\text{DBENL}}$ , HC[1:0], HSYNC, SENS, STRD, PA[7:0], PD[31:0],  $\overline{\text{ROMCS}}$ ,  $\overline{\text{ENEID}}$ , SD[15:0], SINTR, STWR, VSYNC.
3. IOL3, IOH3 for 86C801 pins RAS[1:0], VCLK, VGAEN,  $\overline{\text{WE}}$ [1:0]  
  
IOL3, IOH3 for 86C805 pins DBDIR,  $\overline{\text{DBENH}}$ ,  $\overline{\text{RAS}}$ [1:0], SD[28:16], SD31,  $\overline{\text{WE}}$ [1:0].
4. IOL4, IOH4 for 86C801 and 86C805 pin  $\overline{\text{OE}}$ .
5. IOL5, IOH5 for 86C801 pins IOCHRDY,  $\overline{\text{NOWS}}$ , SD[30:29]  
  
IOL5, IOH5 for 86C805 pins  $\overline{\text{LOCA}}$ , SD[30:29],  $\overline{\text{SRDY}}$

**13.3 AC SPECIFICATIONS**

**Note:** All timing units are in nanoseconds unless otherwise stated.

**Table 13-3. Test Loads for AC Timing**

<b>86C801</b>	
<b>Pin Name</b>	<b>Capacitive Load</b>
MEMCS16, IOCS16, NOWS, IOCHRDY	240pf
VGAEN, IRQ	120pf
RAS[1:0], $\overline{\text{OE}}$ , $\overline{\text{WE}}$ [1:0]	80pf
DBDIR, MA[8:0], MB[8:0]	60pf
SD[15:0], $\overline{\text{DBENH}}$ , $\overline{\text{ROMCS}}$ , HC[0:1], SENS, $\overline{\text{DACRD}}$ , $\overline{\text{DACWR}}$ , STWR	50pf
PA[3:0], $\overline{\text{CAS}}$ [3:0]	40pf
DBENL, BLANK, VSYNC, HSYNC, PA[7:4], VCLK, PD[31:0]	30pf
<b>86C805</b>	
<b>Pin Name</b>	<b>Capacitive Load</b>
SD[30:29], $\overline{\text{SRDY}}$ , $\overline{\text{LOCA}}$	240pf
SD[31:16], $\overline{\text{LOCA}}$ , SINTR	120pf
RAS[1:0], $\overline{\text{OE}}$ , $\overline{\text{WE}}$ [1:0]	80pf
DBDIR, MA[8:0], MB[8:0]	60pf
SD[15:0], $\overline{\text{DBENH}}$ , $\overline{\text{ENEID}}$ , $\overline{\text{ROMCS}}$ , HC[1:0], SENS, $\overline{\text{DACRD}}$ , $\overline{\text{DACWR}}$ , STWR	50pf
PA[3:0], $\overline{\text{CAS}}$ [3:0]	40pf
DBENL, BLANK, VSYNC, HSYNC, PA[7:4], VCLK, PD[31:0]	30pf




Figure 13-1. Clock And Reset Cycles

Table 13-4. Clock and Reset Timing

Symbol	Parameter	Min	Max
$T_1$	MCLK Period	20	
$T_2$	DCLK Period	9	
$T_3$	MCLK Low Time	8	
$T_4$	MCLK High Time	8	
$T_5$	DCLK Low Time	3	
$T_6$	DCLK High Time	3	
$T_7$	Reset High Time	400	
$T_8$	System Configuration Data Setup Time	20	
$T_9$	System Configuration Data Hold Time	10	




Figure 13-2. CAS Before RAS Refresh Cycle

Table 13-5. CAS Before RAS Refresh Cycle Timing

Sym.	Parameter	T-Value		MCLK 45MHz		MCLK 50MHz	
		Min	Max	Min	Max	Min	Max
T <sub>CPN</sub>	CAS Precharge Time	1		22		20	
T <sub>RPC</sub>	RAS High to CAS Low Precharge Time	1		22		20	
T <sub>CSR</sub>	CAS Before RAS Setup Time	1.5		33		30	
T <sub>CHR</sub>	CAS Before RAS Hold Time	3.5		77		70	




Figure 13-3. Video Memory Fast Page Mode Read Cycle




Figure 13-4. Video Memory Fast Page Mode Write Cycle



Table 13-6. Video Memory Fast Page Mode Read/Write Cycle Timing

Guaranteed Timings							
Sym.	Parameter	T-Value		MCLK 45MHz		MCLK 50MHz	
		Min	Max	Min	Max	Min	Max
TCAS	CAS Pulse Width	1		22		20	
TCRP	CAS to RAS Precharge Time	1.5		33		30	
TCSH	CAS Hold Time	3.5		77		70	
TPC	CAS Cycle Time	2		45		40	
TCP	CAS Precharge Time	1		22		20	
TRP	RAS Precharge Time	2.5		55		50	
TRC	RAS Cycle Time	6		133		120	
TRAS	RAS Pulse Width	3.5		77		70	
TRCD	RAS to CAS Delay Time	2.5		55		50	
TRAH	Row Address Hold Time	1.5		33		30	
TAR	Column Address Hold From RAS	3.5		77		70	
TASC	Column Address Setup Time	1		22		20	
TCAH	Column Address Hold Time	1		22		20	
TWCH	Write Command Hold Time	1		22		20	
TWCR	Write Command Hold Referenced to RAS	3.5		77		70	
TWP	Write Command Pulse Width	1		22		20	
TDS	Data-in Setup Time	1		0		0	
TDH	Data-in Hold Time	1		22		20	
TDHR	Data Hold Referenced to RAS	3.5		77		70	
Required Timings							
Sym.	Parameter	T-Value		MCLK 45MHz		MCLK 50MHz	
		Min	Max	Min	Max	Min	Max
TCPA	Data Access Time from CAS Precharge		2		44		40
TRAC	Data Access Time From RAS		3.5		77		70
TCAC	Data Access Time from CAS		1		22		20
TQEA	Data Access Time From OE		1		22		20
TCOA	Data Access Time From Column Address		2		44		40





Figure 13-5. ISA Memory Read/Write Cycles





**Table 13-7. ISA Memory Read/Write Cycles Timing**

Sym bol	Parameter	Req/ Guar	Min	Max	Notes
T <sub>2</sub>	LA Valid before <u>BALE</u> Low	Req	77		Req = required for input
T <sub>3a</sub>	<u>LA</u> Valid before <u>MEMR</u> , <u>MEMW</u> Low	Req	79		
T <sub>9</sub>	SA, <u>SBHE</u> Valid Before <u>BALE</u> Low	Req	19		
T <sub>10a</sub>	SA, <u>SBHE</u> Valid Before <u>MEMR</u> , <u>MEMW</u> Low	Req	21		
T <sub>12</sub>	<u>BALE</u> High	Req	25		
T <sub>13a</sub>	<u>BALE</u> High Before <u>MEMR</u> , <u>MEMW</u> Low	Req	27		
T <sub>18</sub>	<u>BALE</u> Low Before LA Invalid	Req	32		
T <sub>22a</sub>	<u>MEMR</u> , <u>MEMW</u> Low Before LA Invalid	Req	30		
T <sub>23a</sub>	<u>MEMR</u> , <u>MEMW</u> Low	Req	86		For 3 BCLK cycle, T <sub>23b</sub> >150
T <sub>24a</sub>	<u>MEMR</u> , <u>MEMW</u> Low Before SA, <u>SBHE</u> valid	Req	99		For 3 BCLK cycle, T <sub>24b</sub> >158
T <sub>31</sub>	LA Valid to <u>MEMCS16</u> Low	Guar		22	Guar = guaranteed output
T <sub>32a</sub>	LA Valid to <u>NOWS</u> Low	Guar	95		
T <sub>33</sub>	LA Valid to <u>IOCHRDY</u> Low	Guar		99	
T <sub>37a</sub>	<u>BALE</u> High to <u>IOCHRDY</u> Low	Guar		47	
T <sub>41a</sub>	SA, <u>SBHE</u> Valid to <u>IOCHRDY</u> Low	Guar		40	
T <sub>42a</sub>	SA, <u>SBHE</u> Valid to Read Data Valid	Guar		65	For 3 BCLK cycle, T <sub>42b</sub> <350
T <sub>45</sub>	<u>MEMR</u> , <u>MEMW</u> High to <u>NOWS</u> Floated	Guar		22	
T <sub>46a</sub>	<u>MEMR</u> , <u>MEMW</u> Low to <u>NOWS</u> Low	Guar		18	
T <sub>47a</sub>	<u>MEMR</u> , <u>MEMW</u> Low to <u>IOCHRDY</u> Low	Guar		21	
T <sub>48a</sub>	<u>MEMR</u> Low to Read Data Valid	Guar		45	For 3 BCLK cycle, T <sub>48b</sub> <330
T <sub>54a</sub>	<u>IOCHRDY</u> High to Read Data Valid	Guar		0	
T <sub>58</sub>	<u>MEMR</u> , <u>IOR</u> High to Read Data Invalid	Guar	14		
T <sub>61a</sub>	<u>MEMW</u> Low to Write Data Valid	Req		25	
T <sub>64a</sub>	<u>MEMW</u> High to Write Data Invalid	Req	16		
T <sub>77</sub>	LA Invalid to <u>MEMCS16</u> Invalid	Guar	15		



3000920

Figure 13-6. ISA I/O Read/Write Cycles



**Table 13-8. ISA I/O Read/Write Cycles Timing**

Sym bol	Parameter	Req Guar	Min	Max	Notes
T <sub>9</sub>	SA, $\overline{\text{SBHE}}$ Valid Before BALE Low	Req	19		Req = required for input
T <sub>10e</sub>	SA, $\overline{\text{SBHE}}$ Valid before $\overline{\text{IOR}}$ , $\overline{\text{IOW}}$ Low	Req	63		
T <sub>12</sub>	BALE High	Req	25		
T <sub>23o</sub>	$\overline{\text{IOR}}$ , $\overline{\text{IOW}}$ Low	Req	106		
T <sub>24o</sub>	$\overline{\text{IOR}}$ , $\overline{\text{IOW}}$ Low Before SA, $\overline{\text{SBHE}}$ Invalid	Req	114		
T <sub>37c</sub>	BALE High to IOCHRDY Low	Guar		99	Guar = guaranteed output
T <sub>41c</sub>	SA, $\overline{\text{SBHE}}$ Valid to IOCHRDY Low	Guar		94	
T <sub>42h</sub>	SA, $\overline{\text{SBHE}}$ Valid to Read Data Valid	Guar		240	
T <sub>48h</sub>	$\overline{\text{IOR}}$ Low to Read Data Valid	Guar		230	
T <sub>54c</sub>	IOCHRDY High to Read Data Valid	Guar		205	
T <sub>58</sub>	$\overline{\text{IOR}}$ High to Read Data Invalid	Guar	10		
T <sub>61e</sub>	$\overline{\text{IOW}}$ Low to Write Data Valid	Guar		25	
T <sub>64e</sub>	$\overline{\text{IOW}}$ High to Write Data Invalid	Req	14		
T <sub>70</sub>	SA, $\overline{\text{SBHE}}$ Valid before IOCS16 Low	Guar		25	
T <sub>73</sub>	AEN Valid Before BALE Low	Req	75		
T <sub>74</sub>	AEN Valid Before $\overline{\text{IOR}}$ , $\overline{\text{IOW}}$ Low	Req	122		
T <sub>75</sub>	$\overline{\text{IOR}}$ , $\overline{\text{IOW}}$ High Before AEN High	Req	8		
T <sub>78</sub>	SA Invalid to $\overline{\text{IOCS16}}$ Invalid	Guar	21		





Figure 13-7. ISA BIOS Read Cycle

Table 13-9. ISA BIOS Read Cycle Timing

Symbol	Parameter	Min	Max	Notes
T <sub>1</sub>	MEMR Low to ROMCS Low		36	
T <sub>2</sub>	SA[16:0] , SBHE Valid to ROMCS Low		54	
T <sub>3</sub>	MEMR High to ROMCS High	10		
T <sub>4</sub>	MEMR Low to Data Buffer Enable Low		25	
T <sub>5</sub>	MEMR High to Data Buffer Enable High		25	



3001190

Figure 13-8. Local Bus AC Cycles

**Notes for Figure 13-8**

1. LOCA will be generated according to one of two waveforms selected through bit 11 of the power-on strapping pins. If bit 11 is strapped high, LOCA is tri-state until driven low at a period determined by the setting of "Decode Wait Control" (bits 5-4) of the System Configuration register (375H, Index 40). It is held low until SRDY is asserted, driven high for one clock, and then tri-stated. If bit 11 is strapped low, LOCA is never tri-stated and is held low as long as SA[19:0] and the control signals are valid.
2. Write data is latched into the 86C805 at the beginning of the first T2 cycle.
3. For 33 MHz operation, the System Configuration register (375H, Index 40) must be programmed with one read wait state (bit 2 = 1) and with a "Decode Wait Control" (bits 5-4) value of 01.
4. Read data is valid before the end of the T2 cycle indicated by SRDY until after the last T2 cycle (indicated by RDYIN).
5. The T-state in which LOCA goes active depends on the setting of "Decode Wait Control" (bits 5-4) of the System Configuration register (375H, Index 40). If these bits are programmed to a value of 00, then tri-state LOCA will be active in the first T2 cycle. If these bits are programmed to 01, then tri-state LOCA will be active in the second T2 cycle.
6. Parameter T<sub>8a</sub> is measured from the latest of: SADS leading edge, SCLK going low, or address/status/SAUP[1:2] active for an 86C805 cycle.
7. The T-state in which DBENL/H goes active during read operations depends on the setting of "Decode Wait Control" (bits 5-4) of the System Configuration register (375H, Index 40). If these bits are programmed to a value of 00, then DBENL/H will go active in the first T2 cycle. If these bits are programmed to 01, then DBENL/H will go active in the second T2 cycle.



Table 13-10. Local Bus AC Cycles Timing

Sym bol	Parameter	Req Guar	Min	Max	Notes
T <sub>1</sub>	SCLK Period	Req	30/20*		Req = required for input
T <sub>2</sub>	SCLK High Time	Req	11/7*		Measured at 2.0V
T <sub>3</sub>	SCLK Low Time	Req	11/7*		Measured at 0.8V
T <sub>4</sub>	SA, SBE, SWR, SDC, SMIO, SADS Setup	Req	8		
T <sub>5</sub>	SA, SBE, SWR, SDC, SMIO, SADS Hold	Req	3		
T <sub>6</sub>	SRDY Delay	Guar		15	Guar = guaranteed output
T <sub>7</sub>	SRDY Hold	Guar	4		
T <sub>8</sub>	LOCA Active Delay (Tri-state)	Guar		16	Tri-state LOCA selection
T <sub>8a</sub>	LOCA Active Delay (Level)	Guar		20	Level LOCA selection
T <sub>9</sub>	Data Buffer Enable Delay (Write Cycle)	Guar		15	Write cycle
T <sub>9a</sub>	Data Buffer Enable Delay (Read Cycle)	Guar		20	Read cycle
T <sub>10</sub>	Data Buffer Enable Hold	Guar	4	15	
T <sub>11</sub>	Data Buffer Direction Delay	Guar		15	
T <sub>12</sub>	Data Buffer Direction Hold	Guar	4		
T <sub>13</sub>	Write Data Setup	Req	4		
T <sub>14</sub>	Write Data Hold	Req	0		
T <sub>15</sub>	Read Data Valid After Beginning of SRDY T-state	Guar		12	
T <sub>16</sub>	Read Data Hold After end of RDYIN T-state	Guar	5	15	
T <sub>17</sub>	SAUP1, SAUP2 Setup	Req	5		
T <sub>18</sub>	SAUP1, SAUP2 Hold	Req	5		
T <sub>19</sub>	RDYIN Setup	Req	7		
T <sub>20</sub>	RDYIN Hold	Req	3		

\* 33 MHz/50 MHz CPU clock speed




Figure 13-9. Video DAC Read/Write AC Cycles

Table 13-11. Video DAC AC Cycles Timing

Symbol	Parameter	Min	Unit
T <sub>1</sub>	SD[10:8] Setup to DACRD, DACWR Low	2	MCLK
T <sub>2</sub>	SD[10:8] Hold from DACRD, DACWR Low	2	MCLK
T <sub>3</sub>	DACRD, DACWR Low Time	4	MCLK
T <sub>6</sub>	Read Data Valid Setup to DACRD High	2	MCLK
T <sub>7</sub>	Read Data Valid Hold to DACRD High	2	MCLK
T <sub>8</sub>	Write Data Valid Setup to DACWR High	2	MCLK
T <sub>9</sub>	Write Data Valid Hold to DACWR High	2	MCLK






Figure 13-10. Video Timing - 4, 8, 24 Bits/Pixel Modes

Table 13-12. 4, 8 and 24 BPP Video AC Timing

Symbol	Parameter	Min	Max	Notes
T <sub>1</sub>	P[7:0], BLANK, SYNC Setup Time	3		
T <sub>2</sub>	PA[7:0], BLANK, SYNC Hold Time	3		
T <sub>3</sub>	VCLK Period	13.3		
T <sub>4</sub>	VCLK High Time	5		
T <sub>5</sub>	VCLK Low Time	5		




Figure 13-11. Video Timing - 16 Bits/Pixel Mode

Table 13-13. 16 BPP Video AC Timing

Symbol	Parameter	Min	Max	Notes
T <sub>1</sub>	BLANK, SYNC Setup Time	3		
T <sub>2</sub>	BLANK, SYNC Hold Time	3		
T <sub>3</sub>	VCLK Period	20		
T <sub>4</sub>	VCLK High Time	8		
T <sub>5</sub>	VCLK Low Time	8		
T <sub>6</sub>	PA[7:0] Setup Time	1		
T <sub>7</sub>	PA[7:0] Hold Time	7		




Figure 13-12. Clock Select Cycle

Table 13-14. Clock Select Cycle Timing

Symbol	Parameter	Min	Max	Notes
T <sub>1</sub>	Clock Select Lines Set-up Time	10		
T <sub>2</sub>	Clock Select Lines Hold Time	10		
T <sub>3</sub>	STWR Pulse Width	3 DCLK		For display off; if display is on, the minimum pulse width is 8 DCLKs.