VOGONS

Common searches


Search results

Display options

Re: Pentium MMX 450MHz

Just for the record, screen shots of K6-2 and K6-3 running on the same mainboard with the same settings. write performance in MB/s K6-2 K6-3 Tillamook L1 MMX 2425.74 2489.26 169.60 L2 MMX 245.39 1248.84 168.95 L3 MMX 245.34 Mem MMX 110.00 144.89 169.21 BTW why write performance is such BS on many …

Re: Pentium MMX 450MHz

How stable is it running at 450Mhz? The record 533Mhz is said to be done at 3.1V and with air cooling :0 https://hwbot.org/hardware/processors#key=embedded_pentium_mmx_266mhz I wish I had one or two of these CPUs, Maybe its faster than K6 in Half life ! lol Just imagine if Intel made it 180nm and …

Re: Pentium MMX 450MHz

I really don't have a lot of faith in Speedsys' benchmarks. It's really just a number that doesn't really correlate to the speed of the system as a whole. That said, it's still super impressive. I'd love to see how it runs early Win98 titles. Also what are you doing to keep the chip cool? At 2.8V I …

Re: Pentium MMX 450MHz

I run my K6-III+ with the motherboard cache disabled. It's actually slightly faster in DOS Quake that way, and I benchmarked it many times to make sure it's not a measurement error. Other games are slightly slower but the difference is about the same as the difference between K6-III+ and K6-II+ at …

Re: Pentium MMX 450MHz

Just for the record, screen shots of K6-2 and K6-3 running on the same mainboard with the same settings. https://i.imgur.com/1ZAraqC.png Cache Level 1 1677.63 MB/s read 1643.74 MB/s write 1645.15 MB/s move 1655.50 MB/s average Cache Level 2 528.49 MB/s read 245.38 MB/s write 245.38 MB/s move 339.75 …

Re: Pentium MMX 450MHz

There are BRDY# and ADS# signals on the P5 system bus which indicate beginning of every read/write bus transaction. These are shadowed by BRDYC# and ADSC# signals intended for mainboard cache subsystem because the system bus in dual processor mode is heavily loaded. Intel removed support for dual …

Re: Pentium MMX 450MHz

I have fixed the cache issue :) There are BRDY# and ADS# signals on the P5 system bus which indicate beginning of every read/write bus transaction. These are shadowed by BRDYC# and ADSC# signals intended for mainboard cache subsystem because the system bus in dual processor mode is heavily loaded. …

Page 2 of 15