I haven't, but the problem described of the ISA BUS speed being too high is real. I guess it would be better to tweak this design and just feed the correct clock to the AY chips via a separate oscillator. I'm assuming it is a TTL clock signal.

I would imagine root42 would have done it by now, or maybe it's in his plans to do so.