In what cases does writing to CR4 cause a TLB flush?

Obviously both enabling or disabling PSE mode as well as PAE mode should flush (as everything changes)?

What about PGE? Or does it only take effect when writing CR3 after that?

Or does any write to CR4 flush the TLB and PIQ, no matter what (as long as it doesn't throw #GP(0))?