Interact HammerHead FX (SV-262E) and SB Live! (SB0100)

Posted on 2024-03-30, 04:24

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Does anyone know if the (gameport) HammerHead FX has issues with running on the “emulated” gameport on the SB Live? It works fine on my windows 98 machine with an AWE64. But doesn’t work at all on my Windows ME machine with the newer sound card. Normal game pads that don’t require a driver work fine …

---

Gateway BAT486IP3 (Intel 420EX) Cache

Posted on 2024-03-22, 14:47

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Hello, not sure if this is known behavior or not: I upgraded my Gateway BAT486IP3 (Intel 420EX) to 64MB of ram, and suddenly the previously stable L2 cache became unstable in write-back mode. It's only seemingly stable in write-through mode now. I tried slowing the cache down and that didn't seem to …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-20, 13:53

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Well, AFAIR, all tests I have seen with K6-3 and K6-2+, the external (L3) cache matters so little when the on-die cache is enabled, that I wouldn't care about that one MegaByte not being cached - unless of course it's a symptom of something going bad ... For me, I get 30FPS in Quake 640x480 with L3 …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-20, 13:42

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Well, AFAIR, all tests I have seen with K6-3 and K6-2+, the external (L3) cache matters so little when the on-die cache is enabled, that I wouldn't care about that one MegaByte not being cached - unless of course it's a symptom of something going bad ... I think it's the first megabyte that isn't …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-20, 02:38

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

My VisionTop S7-MVP3 (rev. G) has 2.0V so I was able to put the K6-2+ directly in it without the interposer, which freed it up to use on my socket 5 machine (now it's a Pentium MMX 233 instead of a MMX Overdrive 200). I took a chance and flashed an extra 128K EEPROM with the mod from Jan …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-19, 14:00

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

What you could do is replace the TAG RAM, I have seen far more cases with defective TAG chips than cache SRAM chips. It´s quite easy (SOJ), it´s cheap and no loss when it turns out the TAG chip was not the problem. Is there a way to do this without hot air?? This tag sram is in like the worst …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-19, 13:01

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Most of my DFI MVP3 boards have 8nS TAG chips, the ASUS ALI P5A have 8nS - all of them run 100 MHz flawlessly. If yours struggles at 83 or higher it´s either the CPU voltage regulator (-> electrolytics for the capacitor plague era) or one of the SRAM / TAG chips is defective. WIth raising the …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-19, 11:25

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Anyone know how I can figure out what megabyte isn’t being cached?

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-19, 11:24

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

On my Lucky Star "5AMVP3" (that I recently upgraded to 1MB L2 cache) CTCM7 also detects a cacheable area of 255 MB. But Write Back L2 and Write Allocation are being enabled by BIOS which is more important for performance than that additional 1MB cacheable RAM. Have you checked for an entry like "T3 …

---

Re: Via MVP3 Cacheable Area

Posted on 2024-03-19, 02:43

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Never noticed or cared about this, If it concerns you I would run a memory speed test over the whole 256mb addressable range. If I had to guess the first meg or a memory whole is left out of the L2 cache for coherence, it likely doesn’t matter as much as you think. also are you able to set L1 to …

---

Via MVP3 Cacheable Area

Posted on 2024-03-19, 02:23

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

So… apparently my ECS P5VP-A+ that I got to replace the terrible Intel board in my gateway E-3110 has a cache issue — only 255/256MB are cacheable. Anyone know where my missing megabyte went and how to fix it?? I really don’t want to run this board at 128MB over a single missing megabyte. As a plus …

---

Re: Aztech AZT-2320 & Final Fantasy 7

Posted on 2024-03-11, 02:50

by

by aspiringnobody

in Marvin \ Sound

in Marvin \ Sound

If you install the drivers from 2320FD95.ZIP (seem to be the last generic drivers Aztech released), the problem is significantly better.

---

Re: Mr. BIOS on a Gateway 2000 P5-120

Posted on 2024-03-10, 17:07

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Hey bit of a bump here. I recently acquired a Gateway 2000 with the same board (133 Pentium seems to be the only difference). I attempted to install both the 3.28 (properly .br0t) and the 3.30 found here: https://theretroweb.com/motherboards/s/intel-advanced-ze-zappa-e#bios but have run into a show …

---

Re: Is it possible to get this card working? Ensoniq Soundscape VIVO with no audio jacks.

Posted on 2024-03-10, 15:31

by

by aspiringnobody

in Marvin \ Sound

in Marvin \ Sound

If all you care about having working is the audio output, this should be pretty easy to figure out with an oscilloscope. You just need to find the two pins with active waveforms while the card is playing audio. You can then determine left and right by moving the software fader/balance to see which …

---

Aztech AZT-2320 & Final Fantasy 7

Posted on 2024-03-10, 15:23

by

by aspiringnobody

in Marvin \ Sound

in Marvin \ Sound

Is anyone with a Windows 95/98 PC and an Aztech AZT-2320 sound card able to test something for me? With this combo, in Final Fantasy 7 I get a strange static noise sometimes when sound effects play. Most noticeable when you sit in the menu and move the cursor around. I'm trying to find out if this …

---

Re: Hardware mod for L1 cache support on Cyrix 486DLC/SXL CPUs

Posted on 2023-08-09, 18:28

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

So, new discovery: I changed up my barb setup to include -a, -m, and -r- (to take advantage of the fact that I know the A20 line works). Speedsys doesn't work this way either! so if -m and -r- are both enabled, speedsys chokes. Interestingly, it must cache the first ISA scan it does the first time …

---

Re: Hardware mod for L1 cache support on Cyrix 486DLC/SXL CPUs

Posted on 2023-08-09, 10:38

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

feipoa wrote on 2023-08-09, 08:07: By the way, according to the datasheet, TMM2063P-10 is 100 ns, not 10 ns. https://datasheet4u.com/datasheet-pdf/Toshiba … .php?id=1091843 Man why you gotta rain on my parade like that?

---

Re: Hardware mod for L1 cache support on Cyrix 486DLC/SXL CPUs

Posted on 2023-08-09, 03:26

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

It works-ish with Barb but is unstable. It could be my 15ns tag ram chip on the motherboard’s cache — I’ve got some 10ns chips on order. Actual 10ns DIP SRAMs are rare items. When 10ns access speed was common, DIP SRAM wasn't common anymore. 10ns SOJ SRAM is more common and still in production. On …

---

Re: Hardware mod for L1 cache support on Cyrix 486DLC/SXL CPUs

Posted on 2023-08-09, 01:53

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

So, new discovery: I changed up my barb setup to include -a, -m, and -r- (to take advantage of the fact that I know the A20 line works). Speedsys doesn't work this way either! so if -m and -r- are both enabled, speedsys chokes. Interestingly, it must cache the first ISA scan it does the first time …

---

Re: Hardware mod for L1 cache support on Cyrix 486DLC/SXL CPUs

Posted on 2023-08-09, 00:52

by

by aspiringnobody

in Marvin \ General Old Hardware

in Marvin \ General Old Hardware

Sorry for thread necro. If I’m understanding this correctly, BARB won’t work properly on any board with look-through cache? I’m using a late OPTI 495SX motherboard that has 486 and 386 sockets (SY-024B1/B2). I already have a 486 so I’m building it with the 486DLC 40 - with cache off it is close …

---