VOGONS


Reply 20 of 64, by The Serpent Rider

User metadata
Rank l33t++
Rank
l33t++

Yep, that's the power of 65nm Pentium 4. You also have C1 revision, which is feature complete.

5213 MHz to go for promised 10GHz by Intel.

I must be some kind of standard: the anonymous gangbanger of the 21st century.

Reply 21 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie

Something strange has happened.

I had the CPU post at 5GHZ but it wouldn't boot windows so I backed off to 4.5 which has been stable, however instead of running at that speed it now is only running at 3.60 regardless of what I set the bus speed to. I'll try clearing the CMOS in a bit to see if that fixes the issue.

Reply 23 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie
pete8475 wrote on 2022-11-27, 20:00:

Something strange has happened.

I had the CPU post at 5GHZ but it wouldn't boot windows so I backed off to 4.5 which has been stable, however instead of running at that speed it now is only running at 3.60 regardless of what I set the bus speed to. I'll try clearing the CMOS in a bit to see if that fixes the issue.

I'm officially stumped.

I've cleared the CMOS via the jumper, reset to defaults in BIOS, pulled the battery, reflashed to the current version and NOTHING has fixed the ability to change the bus speed.

The only setting that seems to work in the overclocking section is that I can select lower multipliers to get a lower CPU speed but nothing else actually has an effect.

Maybe it just needs a run with a different CPU, I don't know. But I am going to put in a Core 2 Q9550 to see how that compares with the GTX770.

EDIT:

So as I kind of expected the Q9550 destroys the P4 in the tests I've run.
GTX770 - Q9550
3dmark01 - 58603
3dmark03 - 77767
3dmark05 - 19730
Aquamark3 - 176138
UT2003 1280x960
Flyby - 546.044128
Botmatch - 172.735291

I will still test out that Celeron to see where it falls after it eventually arrives in December though.

EDIT 2 - Bus speed overclocking remains broken with the Q9550. Regardless of what I set it to it still runs at 333 so the CPU clockspeed does not change. Lowering the multiplier does work just like with the P4. No idea why this has happened.

Attachments

  • Q9550.JPG
    Filename
    Q9550.JPG
    File size
    48.34 KiB
    Views
    725 views
    File license
    Public domain

Reply 24 of 64, by rasz_pl

User metadata
Rank l33t
Rank
l33t

Have you fried your motherboard? 😜 When I posted about power meter I wanted to add something about P4 being a space heater, but bit my tongue 😀
SetFSB 2.2 fully supports my gigabyte GA-965P-DS3 (evidence in my picture posted earlier), so I suspect its going to also support P35.
yep https://www.majorgeeks.com/files/details/setfsb.html
ICS9LPRS587AGLF (GIGABYTE GA-965P-DS3)
ICS9LPRS587EGLF (GIGABYTE P35-DS3)

Open Source AT&T Globalyst/NCR/FIC 486-GAC-2 proprietary Cache Module reproduction

Reply 25 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie
rasz_pl wrote on 2022-11-30, 03:36:
Have you fried your motherboard? :P When I posted about power meter I wanted to add something about P4 being a space heater, but […]
Show full quote

Have you fried your motherboard? 😜 When I posted about power meter I wanted to add something about P4 being a space heater, but bit my tongue 😀
SetFSB 2.2 fully supports my gigabyte GA-965P-DS3 (evidence in my picture posted earlier), so I suspect its going to also support P35.
yep https://www.majorgeeks.com/files/details/setfsb.html
ICS9LPRS587AGLF (GIGABYTE GA-965P-DS3)
ICS9LPRS587EGLF (GIGABYTE P35-DS3)

I'll try it right now!

I tried the gigabyte easytune software and it didn't work.

EDIT:

Not having any luck with this program. I had to look at the board to find the clockgen chip and it's an "ICS 9LPRS587EGLF" which is a choice in SETFSB. However when I click "get fsb" it throws up an error saying "PLL byte error".

Attachments

  • ics.jpg
    Filename
    ics.jpg
    File size
    329.41 KiB
    Views
    698 views
    File license
    Public domain
  • error.JPG
    Filename
    error.JPG
    File size
    55.38 KiB
    Views
    700 views
    File license
    Public domain

Reply 26 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie

The 1.6 Celeron came in today.

Benchmarking now. GT710 crashes in 3dmark2001SE and UT2003 with a bluescreen mentioning NV4_DISP. 750TI running fine so I'll do the same set of tests I did with that previously and then the GTX770 as well.

GTX750TI - Celeron D 420
3dmark01 - 20834
3dmark03 - 30515
3dmark05 - 7559
Aquamark3 - 65819
UT2003 1280x960
Flyby - 207.013000
Botmatch - 63.085052

GTX770 - Celeron D 420
3dmark01 - 20823
3dmark03 - 29935
3dmark05 - 7384
Aquamark3 - 65380
UT2003 1280x960
Flyby - 210.124344
Botmatch - 66.980415

Attachments

  • 1600.JPG
    Filename
    1600.JPG
    File size
    45.93 KiB
    Views
    673 views
    File license
    Public domain

Reply 27 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie

Overclocking is somehow still not working on this board.

I don't know why but since that flirtation with 5GHZ on the P4 it simply ignores any changes related to bus speed, voltage, etc.

EDIT - I've looked through my stock of motherboards and this is the only Intel P series board I have. I have an MSI brand G31 based motherboard and an Asrock 775Dual-VSTA.

The Asrock board seems to have overclocking options, so probably later this week I'll try popping the Celeron in there and seeing what it can do. The PCI-E slow is only 4X though.

Reply 28 of 64, by rasz_pl

User metadata
Rank l33t
Rank
l33t

so 1.6 Celeron loses to 3.6 P4 by ~20%? I predict a win after overclocking 😀

>"PLL byte error"

I didnt get notification you posted (because of edit) and missed that part 🙁
looks like you either fried your clock gen 😮 or it lost I2C connection, or I2C hub is dead altogether on your board (bad news, its insideICH9 - the smaller big BGA chip with radiator)
Run CPU-z and check if SPD tab shows your ram. Ram sticks are using same bus to report specification
https://itcblog.ru/wp-content/uploads/2018/06 … 35-ds3-v2.0.pdf page 23
pins 54 55, first check if those pins arent shorted to ground - turned off computer resistance between ground and those pins
both of those pins need a pullup so resistance between them and 3.3V (pin 1 on ATX connector) should be somewhere in the ballpark of 10Kohm
use multimeter to check connection between those pins and DIMM slot pins 119 120
or might be easier to check PCIE pins B5 B6

Open Source AT&T Globalyst/NCR/FIC 486-GAC-2 proprietary Cache Module reproduction

Reply 29 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie
rasz_pl wrote on 2022-12-07, 13:15:
Run CPU-z and check if SPD tab shows your ram. Ram sticks are using same bus to report specification https://itcblog.ru/wp-conte […]
Show full quote

Run CPU-z and check if SPD tab shows your ram. Ram sticks are using same bus to report specification
https://itcblog.ru/wp-content/uploads/2018/06 … 35-ds3-v2.0.pdf page 23
pins 54 55, first check if those pins arent shorted to ground - turned off computer resistance between ground and those pins
both of those pins need a pullup so resistance between them and 3.3V (pin 1 on ATX connector) should be somewhere in the ballpark of 10Kohm
use multimeter to check connection between those pins and DIMM slot pins 119 120
or might be easier to check PCIE pins B5 B6

Everything does show up in the SPD tab, I doubt I'll test anything out with the multimeter, I'm not feeling particularly ambitious right now. Maybe on the weekend.

Attachments

  • spd.JPG
    Filename
    spd.JPG
    File size
    41.5 KiB
    Views
    618 views
    File license
    Public domain

Reply 30 of 64, by rasz_pl

User metadata
Rank l33t
Rank
l33t

good news about cpu-z, so its isolated to clock gen. You can limits testing to checking continuity between pins 54 55 and PCIE pins B5 B6, if its fine then you fried clockgen 😮 perils of overclocking on a 20 year old board. Replacement on aliexpress US $1.14 Shipping: $3.40

Open Source AT&T Globalyst/NCR/FIC 486-GAC-2 proprietary Cache Module reproduction

Reply 31 of 64, by Imperious

User metadata
Rank Oldbie
Rank
Oldbie

There is almost no way the computer would even boot if the clockgen IC was fried.

Atari 2600, TI994a, Vic20, c64, ZX Spectrum 128, Amstrad CPC464, Atari 65XE, Commodore Plus/4, Amiga 500
PC's from XT 8088, 486, Pentium MMX, K6, Athlon, P3, P4, 775, to current Ryzen 5600x.

Reply 33 of 64, by Roman555

User metadata
Rank Oldbie
Rank
Oldbie
pete8475 wrote on 2022-11-27, 20:00:

Something strange has happened.

I had the CPU post at 5GHZ but it wouldn't boot windows so I backed off to 4.5 which has been stable, however instead of running at that speed it now is only running at 3.60 regardless of what I set the bus speed to. I'll try clearing the CMOS in a bit to see if that fixes the issue.

If I were you I would try to flash very another version of bios to make a flasher erase everything in a bios chip.
I suppose some bios data is incorrect now because of the crash at 5GHz

[ MS6168/PII-350/YMF754/98SE ]
[ 775i65G/E5500/9800Pro/Vortex2/ME ]

Reply 34 of 64, by rasz_pl

User metadata
Rank l33t
Rank
l33t

I dont know about bios. You could argue corrupted ACPI table causing inaccessible I2C port. But on this board everything is on same single I2C bus, and cpu-z has no problem reading SPD.

There are some vendors where accessing I2C requires special magic incantations, for example Asus:

code to enable spd on various asus boards from http://forum.x86-secret.com/showthread.php?t=6963:

ulong temp, temp2;

'3V4X'

enable SPD
temp = inl_port($e44c);
outl_port ($e44c,(temp & 0xe7ffffff) | 0x08000000);

disable SPD
outl_port($e44c,temp);

----------------------

'K7V'
'A7V'
'A7V133'
'A7P'
'A7M'

enable SPD
temp = inb_port($e44d);
outb_port ($e44d,temp | 0x01);

disable SPD
outb_port($e44d,temp);

This one is tested on A7V133, from DSTD
OperationRegion (\SGPO, SystemIO, 0xE44C, 0x04)
Field (SGPO, ByteAcc, NoLock, Preserve)
{
GPO0, 1,
Offset (0x01),
GPO8, 1, fe
, 2,
GP11, 1,
Offset (0x04)
}

tested
1 1 1 1 0 0 0 0 GPO0
1 0 0 1 1 0 0 1 GPO8
0 1 0 1 1 0 1 0 GP11
s c n n n n c s

s=spd + hwmonitor
c=clock + hwmonitor
n=hwmonitor
----------------------

'P3B'
'CUBX'

enable SPD
temp = inb_port($e437);
outb_port($e437,(temp & 0xe7) | 0x08);

disable SPD
outb_port($e437,temp);

Show last 123 lines
----------------------

'CUPL'
'UV4X'

enable SPD
temp = inl_port($e44c);
outl_port($e44c,(temp & 0xfffff6fff) | 0x100);

disable SPD
outl_port($e44c,temp);

----------------------

'USL2'
'CUC2'
'-A7V266-E'
'-A7V266-M'
'-A7V266'
'WEM'
'-CUW'
'<<CUW>>'
'P3C'
'UEP2'
'TUEG'
'-MEW-'
'<<MEW>>'
'-P3W-E'
'<<P3W>>'
'CUSI'
'CUV2'
'A7S'

enable SPD
outb_port($2e,$87);
outb_port($2e,$87);
outb_port($2e,7);
outb_port($2f,8);
outb_port($2e,$f1);
temp = inb_port($2f);
outb_port($2e,$f1);
outb_port($2f,(temp & 0xe7) | 0x10);
outb_port($2e,$aa);

disable SPD
outb_port($2e,$87);
outb_port($2e,$87);
outb_port($2e,7);
outb_port($2f,8);
outb_port($2e,$f1);
outb_port($2f,temp);
outb_port($2e,$aa);

----------------------

'CUR'

enable SPD
temp = inb_port($ec80);
outb_port($ec80,(temp & 0xef) | 0x10);
temp2 = inb_port($ec84);
outb_port($ec84,(temp2 & 0xef) | 0x10);

disable SPD
outb_port($ec80,temp);
outb_port($ec84,temp2);

----------------------

'A7V333'

enable SPD
outb_port($2E,$87);
outb_port($2E,$87);
outb_port($2E,7);
outb_port($2F,8);
outb_port($2E,$F0);
temp = inb_port($2F);
outb_port($2E,$F0);
outb_port($2F,(temp & 0xE7) | 0x10);
outb_port($2E,$F1);
temp2 = inb_port($2F);
outb_port($2E,$F1);
outb_port($2F,(temp2 & 0xE7) | 0x10);
outb_port($2E,$AA);

disable SPD
outb_port($2E,$87);
outb_port($2E,$87);
outb_port($2E,7);
outb_port($2F,8);
outb_port($2E,$F0);
outb_port($2F,temp);
outb_port($2E,$F1);
outb_port($2F,temp2);
outb_port($2E,$AA);

----------------------

'<P4B>'

enable SPD
outb_port($2E,$87);
outb_port($2E,$87);
outb_port($2E,7);
outb_port($2F,7);
outb_port($2E,$F2);
temp = inb_port($2F);
outb_port($2E,$F2);
outb_port($2F,(temp & 0xFC) | 0x1);
outb_port($2E,2);
temp2 = inb_port($2F);
outb_port($2F,temp2 | 0x2);
outb_port($2E,$AA);

disable SPD
outb_port($2E,$87);
outb_port($2E,$87);
outb_port($2E,7);
outb_port($2F,7);
outb_port($2E,$F2);
outb_port($2F,temp);
outb_port($2E,$AA);
or one I got back in 2007 from Tamas MIKLOS (Lavalys), author of Aida64/Everest:
Var
AsusSPDMethod,AsusSPDValueB1,AsusSPDValueB2 : Byte;
AsusSPDValueD : DWord;

Procedure EnableAsusSPDSub(method:Integer);

Begin
AsusSPDMethod :=method;
AsusSPDValueB1:=0;
AsusSPDValueB2:=0;
AsusSPDValueD :=0;

Case AsusSPDMethod Of
1 : Begin
AsusSPDValueD:=Port_ReadDWord($E44C);
Port_WriteDWord($E44C,(AsusSPDValueD And $E7FFFFFF) Or $08000000);
End;

2 : Begin
AsusSPDValueB1:=Port_ReadByte($E44D);
Port_WriteByte($E44D,(AsusSPDValueB1 And $F6) Or 1);
End;

3 : Begin
AsusSPDValueB1:=Port_ReadByte($E437);
Port_WriteByte($E437,(AsusSPDValueB1 And $E7) Or 8);
End;

4 : Begin
AsusSPDValueD:=Port_ReadDWord($E44C);
Port_WriteDWord($E44C,(AsusSPDValueD And $FFFFF6FF) Or $100);
End;

5 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,8);
Port_WriteByte($2E,$F1);
AsusSPDValueB1:=Port_ReadByte($2F);
Port_WriteByte($2E,$F1);
Port_WriteByte($2F,(AsusSPDValueB1 And $E7) Or $10);
Port_WriteByte($2E,$AA);
End;

6 : Begin
AsusSPDValueB1:=Port_ReadByte($EC80);
Port_WriteByte($EC80,(AsusSPDValueB1 And $EF) Or $10);
AsusSPDValueB2:=Port_ReadByte($EC84);
Port_WriteByte($EC84,(AsusSPDValueB2 And $EF) Or $10);
End;

7 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,8);
Port_WriteByte($2E,$F0);
AsusSPDValueB1:=Port_ReadByte($2F);
Port_WriteByte($2E,$F0);
Show last 141 lines
         Port_WriteByte($2F,(AsusSPDValueB1 And $E7) Or $10);
Port_WriteByte($2E,$F1);
AsusSPDValueB2:=Port_ReadByte($2F);
Port_WriteByte($2E,$F1);
Port_WriteByte($2F,(AsusSPDValueB2 And $E7) Or $10);
Port_WriteByte($2E,$AA);
End;

8 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,7);
Port_WriteByte($2E,$F2);
AsusSPDValueB1:=Port_ReadByte($2F);
Port_WriteByte($2E,$F2);
Port_WriteByte($2F,(AsusSPDValueB1 And $FC) Or 1);
Port_WriteByte($2E,2);
Port_WriteByte($2F,Port_ReadByte($2F) Or 2);
Port_WriteByte($2E,$AA);
End;
End;
End;

Procedure EnableAsusSPD;

Type
asusidrec=Record
id : String[10];
m : Byte;
End;

Const
asusid : Array [1..31] Of asusidrec=
(
(id:'A7V266MX'; m:0), // no need to enable anything
(id:'-A7V266-E'; m:5),
(id:'-A7V266-M'; m:5),
(id:'-A7V266'; m:5),
(id:'A7V333'; m:7),
(id:'3V4X'; m:1),
(id:'UV4X'; m:4),
(id:'CUBX'; m:3),
(id:'USL2'; m:5),
(id:'CUC2'; m:5),
(id:'P3B' ; m:3),
(id:'WEM' ; m:5),
(id:'-CUW' ; m:5),
(id:'<<CUW>>' ; m:5),
(id:'K7V' ; m:2),
(id:'A7V' ; m:2),
(id:'A7P' ; m:2),
(id:'A7M' ; m:2),
(id:'CUR' ; m:6),
(id:'P3C' ; m:5),
(id:'UEP2'; m:5),
(id:'TUEG'; m:5),
(id:'-MEW-' ; m:5),
(id:'<<MEW>>' ; m:5),
(id:'-P3W-E' ; m:5),
(id:'<<P3W>>' ; m:5),
(id:'CUSI'; m:5),
(id:'CUV2'; m:5),
(id:'A7S' ; m:5),
(id:'CUPL'; m:4),
(id:'<P4B>'; m:8)
);

Var
i : Integer;
s : String;

Begin
AsusSPDMethod :=0;
AsusSPDValueB1:=0;
AsusSPDValueB2:=0;
AsusSPDValueD :=0;

If FindSysBIOSString(0,$FF00,'ASUSTeK')<>$FFFF Then
Begin
s:=AwardMotherboardID;

For i:=Low(asusid) To High(asusid) Do
If Pos(asusid[i].id,s)<>0 Then
Begin
AsusSPDMethod:=asusid[i].m;
Break;
End;
End;

If AsusSPDMethod<>0 Then EnableAsusSPDSub(AsusSPDMethod);
End;

Procedure DisableAsusSPD;

Begin
Case AsusSPDMethod Of
1 : Port_WriteDWord($E44C,AsusSPDValueD);
2 : Port_WriteByte($E44D,AsusSPDValueB1);
3 : Port_WriteByte($E437,AsusSPDValueB1);
4 : Port_WriteDWord($E44C,AsusSPDValueD);

5 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,8);
Port_WriteByte($2E,$F1);
Port_WriteByte($2F,AsusSPDValueB1);
Port_WriteByte($2E,$AA);
End;

6 : Begin
Port_WriteByte($EC80,AsusSPDValueB1);
Port_WriteByte($EC84,AsusSPDValueB2);
End;

7 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,8);
Port_WriteByte($2E,$F0);
Port_WriteByte($2F,AsusSPDValueB1);
Port_WriteByte($2E,$F1);
Port_WriteByte($2F,AsusSPDValueB2);
Port_WriteByte($2E,$AA);
End;

8 : Begin
Port_WriteByte($2E,$87);
Port_WriteByte($2E,$87);
Port_WriteByte($2E,7);
Port_WriteByte($2F,7);
Port_WriteByte($2E,$F2);
Port_WriteByte($2F,AsusSPDValueB1);
Port_WriteByte($2E,$AA);
End;
End;
AsusSPDMethod:=0;
End;

but if Gigabyte needed that then SetFSB would implement it as it claims to directly support GIGABYTE P35-DS3.
pete8475 you can also try https://www.techpowerup.com/systool/ just in case.

Open Source AT&T Globalyst/NCR/FIC 486-GAC-2 proprietary Cache Module reproduction

Reply 35 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie
Roman555 wrote on 2022-12-08, 17:35:

If I were you I would try to flash very another version of bios to make a flasher erase everything in a bios chip.
I suppose some bios data is incorrect now because of the crash at 5GHz

I'm busy tonight and tomorrow but that should be easy and I will definitely try it.

rasz_pl wrote on 2022-12-08, 20:02:

pete8475 you can also try https://www.techpowerup.com/systool/ just in case.

Will do this weekend!

Reply 36 of 64, by agent_x007

User metadata
Rank Oldbie
Rank
Oldbie

Force lowest DRAM frequncy and boot with it, BEFORE you try to test "1600" under FSB.
Of that doesn't help reflash the BIOS to older version or switch to moded one.
Also Does Ctrl+F1 BIOS unlock change anything ?

Reply 37 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie
agent_x007 wrote on 2022-12-09, 21:05:

Force lowest DRAM frequncy and boot with it, BEFORE you try to test "1600" under FSB.
Of that doesn't help reflash the BIOS to older version or switch to moded one.
Also Does Ctrl+F1 BIOS unlock change anything ?

This whole time I've always made sure the memory is at it's rated speed or lower but sure I'll set it to the slowest option right now and see what happens. The lowest choice is 400mhz so I'm saving that and lettiing it reboot into windows, I'll see what CPU-Z says about the ram speed and then I'll try upping the bus speed by 10mhz to see if anything actually happens now.

Ctrl+F1 as far as I can tell only reveals an option for "PCI Latency Timer (CLK)" in the "PnP/PCI Configurations" page. Doesn't seem to add anything on the MB Intelligent Tweaker page.

EDIT - Bus speed still refuses to change even with the memory set to the slowest speed.

EDIT 2 - I've now tried 210mhz and 220mhz CPU Host Frequency, no change with either setting.

EDIT 3 - Also just checked and the highest selectable CPU Host Frequency is 700mhz so unfortunately there will be no testing at 1600. 🤣

Attachments

  • boo.JPG
    Filename
    boo.JPG
    File size
    45.94 KiB
    Views
    486 views
    File license
    Public domain
  • memory lowest speed.JPG
    Filename
    memory lowest speed.JPG
    File size
    34.37 KiB
    Views
    488 views
    File license
    Public domain

Reply 38 of 64, by pete8475

User metadata
Rank Oldbie
Rank
Oldbie

So I've tried going back to an older bios version, F11 instead of F13 and no change when it comes to overclocking. CPU still remains at stock clock speed regardless of anything I do in the bios.

Also I've tried Systool and it reports "your motherboard was not found in the detection list" at first, so I went into the CPU overclocking section to see if anything could still be done and see a "clock generator" drop down. None of the choices are the one on this board and anything you select on the list gives a message of "clock generator not found." and leaves all the overclocking options greyed out.

I'm about to put this junk machine into storage in my closet so if you guys have any other ideas let me know and I'll try them.

Reply 39 of 64, by rasz_pl

User metadata
Rank l33t
Rank
l33t

as I said you most likely fried clockgen with P4 😮, or it got so hot somehow one of the pins responsible for serial communication (54 55) disconnected from the track

Open Source AT&T Globalyst/NCR/FIC 486-GAC-2 proprietary Cache Module reproduction