VOGONS


First post, by M-HT

User metadata
Rank Member
Rank
Member

Hi,

I created a backed in the dynrec for 64-bit RISC-V (little endian).

Detection in configure is included, but in case it doesn't work, following definitions should be set in config.h

#define C_DYNREC 1
#define C_TARGETCPU RISCV64LE

Patch for revision 4494 is in the attachment.

Changed files:
src/cpu/core_dynrec.cpp
src/cpu/core_dynrec/Makefile.am
configure.ac

New file:
src/cpu/core_dynrec/risc_riscv64le.h